Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Restructured folders | Leonard Kugis | 2020-07-28 | 19 | -3548/+94 |
| | |||||
* | General | Leonard Kugis | 2020-06-21 | 7 | -144/+169 |
| | | | | Added real world units for capacitors and resistors. | ||||
* | Finished PCB | Leonard Kugis | 2020-02-04 | 4 | -1/+2566 |
| | |||||
* | Optimized layout | Leonard Kugis | 2020-02-04 | 2 | -115/+23 |
| | |||||
* | Merge branch 'master' of collaborating.tuhh.de:cev7691/pinlock | Leonard Kugis | 2020-02-04 | 2 | -6/+35 |
|\ | |||||
| * | Crystal | Leonard Kugis | 2020-01-23 | 7 | -41/+86 |
| | | | | | | | | Replaced crystal with available ABM3B. | ||||
* | | Layout | Leonard Kugis | 2020-02-04 | 16 | -3039/+715 |
|/ | | | | | Optimizations. Changed packaging of some parts. | ||||
* | General | Leonard Kugis | 2020-01-03 | 8 | -4196/+4707 |
| | | | | Fixed incorrect displays not matching. | ||||
* | Merge branch 'master' of collaborating.tuhh.de:cev7691/pinlock | Leonard Kugis | 2019-11-25 | 0 | -0/+0 |
|\ | |||||
| * | .gitignore | Leonard Kugis | 2019-11-25 | 1 | -0/+1 |
| | | | | | | | | Added fabrication outputs to gitignore. | ||||
| * | Layout | Leonard Kugis | 2019-11-25 | 1 | -1/+841 |
| | | | | | | | | Added ground plane. | ||||
| * | Freerouting | Leonard Kugis | 2019-11-25 | 4 | -6386/+8279 |
| | | |||||
* | | filled ground | Leonard Kugis | 2019-11-25 | 1 | -10/+2640 |
| | | |||||
* | | Freerouting | Leonard Kugis | 2019-11-25 | 3 | -23/+117 |
| | | |||||
* | | Layout | Leonard Kugis | 2019-11-25 | 1 | -108/+108 |
| | | | | | | | | Placement corrections. | ||||
* | | Larger pin headers | Leonard Kugis | 2019-11-25 | 10 | -9793/+9694 |
|/ | |||||
* | Schematic, Layout | Leonard Kugis | 2019-11-25 | 10 | -4107/+4145 |
| | | | | | Changed Barrel Jack pinout. Layout components placed. | ||||
* | Layout not fitting yet, needs improvement | Leonard Kugis | 2019-11-24 | 11 | -1431/+7143 |
| | |||||
* | Begin associations | Leonard Kugis | 2019-11-24 | 8 | -244/+552 |
| | |||||
* | General | Leonard Kugis | 2019-11-24 | 9 | -3141/+1506 |
| | | | | Added references to all elements. | ||||
* | Begin renaming | Leonard Kugis | 2019-11-21 | 4 | -64/+88 |
| | |||||
* | UART | Leonard Kugis | 2019-11-20 | 9 | -9216/+9152 |
| | | | | | Changed UART from 2 to 4 pin connector, connecting GND and VCC additionally. | ||||
* | General | Leonard Kugis | 2019-11-19 | 9 | -10368/+9216 |
| | | | | Removed too many test points. | ||||
* | . | Leonard Kugis | 2019-11-13 | 1 | -1/+55 |
| | |||||
* | Schematic, main | Leonard Kugis | 2019-11-13 | 2 | -366/+716 |
| | | | | Added capacitors for subschematics. | ||||
* | Schematic, general | Leonard Kugis | 2019-11-13 | 8 | -1873/+5555 |
| | | | | | Added test points everywhere neccessary. Added missing pull resistors to guarantee a defined state everywhere. | ||||
* | Schematic, UART | Leonard Kugis | 2019-11-13 | 3 | -478/+998 |
| | | | | Added connectors for UART access. | ||||
* | Schematic, main | Leonard Kugis | 2019-11-13 | 3 | -497/+1024 |
| | | | | | | Added pull resistors to every pin of uC. Restructured main schematic. Added ISP interface. | ||||
* | Schematic, main | Leonard Kugis | 2019-11-13 | 2 | -65/+340 |
| | | | | | Added capacitor in parallel to reset switch to reduce sensitivity and oscillations. | ||||
* | Schematic, main, general | Leonard Kugis | 2019-11-13 | 9 | -1067/+3179 |
| | | | | | | Added pull resistors to all ports. Added capacitors for all components to prevent high switching currents. Reordered status LEDs and transistors. | ||||
* | Schematic, Status | Leonard Kugis | 2019-11-07 | 6 | -209/+510 |
| | | | | Separated logic IO from power with transistors. | ||||
* | Schematic, JTAG | Leonard Kugis | 2019-11-07 | 6 | -1117/+1194 |
| | | | | Added JTAG interface. | ||||
* | Removed untracked files | Leonard Kugis | 2019-11-07 | 1 | -1/+0 |
| | |||||
* | Added .gitignore | Leonard Kugis | 2019-11-07 | 1 | -0/+42 |
| | |||||
* | Schematic, Pinout | Leonard Kugis | 2019-11-07 | 6 | -1454/+1454 |
| | | | | | Moved buttons and status interface to Port D to prepare Port C as JTAG interface. | ||||
* | Add README.md | Leonard Kugis | 2019-11-04 | 1 | -0/+3 |
| | |||||
* | Add LICENSE | Leonard Kugis | 2019-11-04 | 1 | -0/+674 |
| | |||||
* | Layout | Leonard Kugis | 2019-11-04 | 3 | -294/+106 |
| | | | | Minor layout fix. | ||||
* | structure, buttons, status | Leonard Kugis | 2019-11-04 | 10 | -602/+2091 |
| | | | | | | Implemented hierarchy. Added button interface. Added status interface. | ||||
* | Schematic | Leonard Kugis | 2019-11-03 | 3 | -90/+919 |
| | | | | | | Added Power wirings and connectors. Added 7-segment display output components and wiring to schematic. Added shift registers for button inputs. | ||||
* | Initial commit | Leonard Kugis | 2019-11-01 | 5 | -0/+385 |