From 7721980589f4c7fa811689e815a77d63f2556497 Mon Sep 17 00:00:00 2001 From: Ataberk Date: Thu, 2 May 2024 17:22:05 +0200 Subject: Add sources for U50 HBM2 --- .../ip/xdma/ip_0/ip_0/xdma_pcie4c_ip_gt.xci | 1433 + .../ip/xdma/ip_0/ip_0/xdma_pcie4c_ip_gt.xml | 22837 +++++++++++++ .../sources_1/ip/xdma/ip_0/xdma_pcie4c_ip.xci | 1642 + .../sources_1/ip/xdma/ip_0/xdma_pcie4c_ip.xml | 31789 +++++++++++++++++++ 4 files changed, 57701 insertions(+) create mode 100644 projects/U50-HBM/U50-HBM.srcs/sources_1/ip/xdma/ip_0/ip_0/xdma_pcie4c_ip_gt.xci create mode 100644 projects/U50-HBM/U50-HBM.srcs/sources_1/ip/xdma/ip_0/ip_0/xdma_pcie4c_ip_gt.xml create mode 100644 projects/U50-HBM/U50-HBM.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4c_ip.xci create mode 100644 projects/U50-HBM/U50-HBM.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4c_ip.xml (limited to 'projects/U50-HBM/U50-HBM.srcs/sources_1/ip/xdma/ip_0') diff --git a/projects/U50-HBM/U50-HBM.srcs/sources_1/ip/xdma/ip_0/ip_0/xdma_pcie4c_ip_gt.xci b/projects/U50-HBM/U50-HBM.srcs/sources_1/ip/xdma/ip_0/ip_0/xdma_pcie4c_ip_gt.xci new file mode 100644 index 0000000..6440e75 --- /dev/null +++ b/projects/U50-HBM/U50-HBM.srcs/sources_1/ip/xdma/ip_0/ip_0/xdma_pcie4c_ip_gt.xci @@ -0,0 +1,1433 @@ + + + xilinx.com + xci + unknown + 1.0 + + + xdma_pcie4c_ip_gt + + + "000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" + 2 + 2500.0 + 0 + 0 + 100 + 67 + 3 + 1 + 0 + 2 + 1 + 0 + 1 + 1 + 1 + 1 + 500 + 1 + 0 + 0 + 0 + 0 + 1 + "00000000" + "00000000" + 1 + 4 + 0 + "00000000000000000000000000000000000000000000000000000000000000000000000000000000" + "00000000" + 1 + "00000001" + 1 + 1 + 5000 + "00000000000000000000000000000000000000000000000000000000000000000000000000011100" + 1 + "1010000011" + 1 + "0101111100" + 1 + 1 + 20 + 8 + 111 + 1 + 400.0000000 + 1 + 1 + 0x000000000000000000000000000000000000000000000000 + 100 + 2 + 0 + 0 + 1 + 1 + 0 + 16 + 400.0000000 + 400.0000000 + 0 + 257.8125 + 1 + 8 + 2 + 0 + 0 + 1 + 400 + 0 + 0 + 0 + 1 + 1 + 20 + 8 + 111 + 1 + 400.0000000 + 4 + 1 + 100 + 0 + 0 + 1 + 1 + 0 + 16 + 400.0000000 + 400.0000000 + 1 + X1Y15 X1Y14 X1Y13 X1Y12 X1Y11 X1Y10 X1Y9 X1Y8 + xdma_pcie4c_ip_gt + 0 + 0 + txpdelecidlemode_in txprgdivresetdone_out rcalenb_in txpisopd_in rxratemode_in dmonfiforeset_in dmonitorclk_in dmonitorout_out txdlysresetdone_out rxdlysresetdone_out rxphaligndone_out rxsyncdone_out eyescanreset_in txdiffctrl_in rxtermination_in cpllpd_in drpaddr_common_in drpclk_common_in drpdi_common_in drpen_common_in drpwe_common_in loopback_in pcieeqrxeqadaptdone_in pcierstidle_in pciersttxsyncstart_in pcieuserratedone_in qpll0pd_in qpll1pd_in rxcdrreset_in rxdfelpmreset_in rxlpmen_in rxpc +sreset_in rxpd_in rxpmareset_in rxpolarity_in rxprbscntreset_in rxprbssel_in rxrate_in txdeemph_in txdetectrx_in txelecidle_in txmaincursor_in txmargin_in txpcsreset_in txpd_in txpmareset_in txpostcursor_in txprbsforceerr_in txprbssel_in txprecursor_in txrate_in txswing_in bufgtce_out bufgtcemask_out bufgtdiv_out bufgtreset_out bufgtrstmask_out drpdo_common_out drprdy_common_out gtpowergood_out pcierategen3_out pcierateidle_out pcierateqpllpd_out pcierateqpllreset_out pciesynctxsyncdone_out pcie +usergen3rdy_out pcieuserphystatusrst_out pcieuserratestart_out phystatus_out rxelecidle_out rxoutclkfabric_out rxoutclkpcs_out rxprbserr_out rxprbslocked_out rxrecclkout_out rxstatus_out rxvalid_out txoutclkfabric_out txoutclkpcs_out qpll1freqlock_in qpll0freqlock_in cpllfreqlock_in qpll0lock_out qpll1lock_out drpclk_in cpllreset_in qpll1outclk_out qpll1outrefclk_out qpll0outclk_out qpll0outrefclk_out pcierateqpll0_in pcierateqpll1_in gtrefclk00_in gtrefclk01_in qpll0reset_in qpll1reset_in drpwe +_in drpaddr_in drpen_in drprst_in drprdy_out drpdi_in drpdo_out rxcdrhold_in rxdfeagchold_in rxdfecfokhold_in rxdfelfhold_in rxdfekhhold_in rxdfetap2hold_in rxdfetap3hold_in rxdfetap4hold_in rxdfetap5hold_in rxdfetap6hold_in rxdfetap7hold_in rxdfetap8hold_in rxdfetap9hold_in rxdfetap10hold_in rxdfetap11hold_in rxdfetap12hold_in rxdfetap13hold_in rxdfetap14hold_in rxdfetap15hold_in rxdfeuthold_in rxdfevphold_in rxoshold_in rxlpmgchold_in rxlpmhfhold_in rxlpmlfhold_in rxlpmoshold_in rxratedone_out + rxcdrfreqreset_in resetovrd_in txoutclksel_in cplllock_out gtrefclk0_in + 100 + BOTH + 0 + GTY + 1 + 15 + 96 + 5 + gtye4 + 2 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + 0 + -1 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + -1 + -1 + -1 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + -1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + 1 + 1 + 1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + 1 + -1 + -1 + -1 + 1 + -1 + -1 + 1 + -1 + -1 + -1 + -1 + -1 + 1 + -1 + 1 + -1 + -1 + -1 + -1 + -1 + 1 + 1 + 1 + 1 + 0 + 0 + -1 + -1 + -1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + 0 + 0 + 0 + 0 + 0 + -1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + 0 + 0 + 0 + -1 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 0 + 0 + 0 + -1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + -1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + -1 + -1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + -1 + 0 + -1 + -1 + -1 + 0 + 0 + 0 + -1 + -1 + 0 + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + -1 + -1 + -1 + 0 + 0 + 0 + 0 + -1 + 0 + -1 + 0 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + -1 + -1 + -1 + -1 + -1 + 0 + 0 + 1 + -1 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + -1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + -1 + 0 + 0 + 0 + -1 + 0 + 1 + 1 + -1 + -1 + -1 + -1 + -1 + 0 + 0 + 0 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 23 + 0 + None + 8 + 400.0000000 + 8 + 2 + 400.0000000 + true + CORE + NONE + EXAMPLE_DESIGN + CORE + EXAMPLE_DESIGN + EXAMPLE_DESIGN + EXAMPLE_DESIGN + EXAMPLE_DESIGN + false + NAME + false + 500 + true + false + 250 + None + 0 + MULTI + 1 + ENABLE + DISABLE + ENABLE + 00000000 + false + false + false + false + false + false + false + false + 00000000 + false + false + false + false + false + false + false + false + 1 + 00000000 + false + false + false + false + false + false + false + false + 4 + 1 + 0 + 00000000000000000000000000000000000000000000000000000000000000000000000000000000 + 00000000 + 00000000 + 00000000 + 00000000 + 00000000 + 00000000 + 00000000 + 00000000 + 00000000 + false + false + false + false + false + false + false + false + 00000001 + ENABLE + true + false + false + false + false + false + false + false + 1 + 00000000 + false + false + false + false + false + false + false + false + 1 + 5000 + ENABLE + 0 + 00000000000000000000000000000000000000000000000000000000000000000000000000011100 + 00011100 + 00000000 + 00000000 + 00000000 + 00000000 + 00000000 + 00000000 + 00000000 + 1 + false + 1111111111 + true + 1010000011 + K28.5 + true + 0101111100 + true + 0 + AC + 8B10B + true + DFE + 20 + 1 + -20 + 8 + X1Y15 + RXOUTCLKPMA + QPLL1 + 0 + 0 + + 100 + + PMA + 0 + PROGRAMMABLE + 800 + 16 + 15 + false + 0 + 10.3125 + 257.8125 + 1 + false + QPLL1 + 400 + 0 + ENABLE + 8B10B + PCIE_GEN1_GEN2 + true + 20 + 8 + X1Y15 + TXPROGDIVCLK + QPLL1 + 0 + 100 + + 16 + false + 1 + false + false + false + false + false + true + true + true + true + true + false + false + false + false + false + false + false + true + true + false + false + true + false + false + true + true + true + true + false + true + true + true + true + true + true + true + true + true + true + true + true + true + true + false + false + false + false + false + false + false + false + false + false + true + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + true + true + true + true + false + false + false + false + false + false + true + false + false + false + false + false + false + false + true + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + true + true + true + false + false + false + false + false + false + false + false + true + false + false + false + true + false + false + true + false + false + false + false + false + true + false + true + false + false + false + false + false + true + true + true + true + false + true + false + false + false + true + true + true + true + true + true + true + true + true + true + true + true + true + true + false + false + false + true + false + false + false + false + false + false + false + false + false + false + false + false + true + true + false + false + true + true + true + false + false + false + true + false + false + false + false + false + true + true + false + false + true + true + true + false + false + false + true + false + false + false + false + false + false + true + false + false + false + true + false + true + false + true + true + true + true + true + true + true + false + false + true + false + false + false + false + false + false + false + false + false + false + false + false + false + true + false + true + true + false + false + true + true + true + true + true + false + false + false + false + true + false + false + false + false + true + false + true + false + true + false + true + true + false + true + false + true + false + true + false + true + false + true + false + true + false + true + false + true + false + true + false + true + false + true + false + true + false + true + false + true + false + true + false + false + false + false + false + false + false + true + true + false + false + false + false + false + false + false + false + false + true + true + false + true + false + true + false + true + false + true + false + false + false + false + true + false + false + false + false + false + false + false + false + false + false + false + true + true + true + false + true + true + true + false + true + false + false + false + false + false + false + true + true + true + true + true + true + true + false + true + false + false + false + true + true + true + false + false + false + false + true + true + true + false + false + false + false + false + false + false + true + false + true + false + false + false + false + true + true + true + true + true + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + true + false + false + false + false + false + false + true + true + true + true + false + false + false + false + true + true + true + false + true + true + true + true + true + true + true + true + false + false + false + false + false + false + false + true + true + false + false + false + true + true + true + true + true + true + true + true + true + true + true + true + true + true + true + true + false + false + false + false + false + true + false + true + true + false + true + false + true + true + true + false + true + true + false + false + false + false + false + true + false + false + true + false + true + true + true + true + true + true + false + true + true + true + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + virtexuplusHBM + xilinx.com:au50:part0:1.3 + + xcu50 + fsvh2104 + VERILOG + + MIXED + -2 + + E + TRUE + TRUE + IP_Flow + 9 + TRUE + . + + . + 2020.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/U50-HBM/U50-HBM.srcs/sources_1/ip/xdma/ip_0/ip_0/xdma_pcie4c_ip_gt.xml b/projects/U50-HBM/U50-HBM.srcs/sources_1/ip/xdma/ip_0/ip_0/xdma_pcie4c_ip_gt.xml new file mode 100644 index 0000000..3936c93 --- /dev/null +++ b/projects/U50-HBM/U50-HBM.srcs/sources_1/ip/xdma/ip_0/ip_0/xdma_pcie4c_ip_gt.xml @@ -0,0 +1,22837 @@ + + + xilinx.com + customized_ip + xdma_pcie4c_ip_gt + 1.0 + + + + xilinx_elaborateports + Elaborate Ports + :vivado.xilinx.com:elaborate.ports + gtwizard_ultrascale_v1_7_9_gtwizard_ultrascale + + + outputProductCRC + 9:9a660188 + + + + + + + gtwiz_userclk_tx_reset_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtwiz_userclk_tx_active_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtwiz_userclk_tx_srcclk_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_userclk_tx_usrclk_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_userclk_tx_usrclk2_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_userclk_tx_active_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_userclk_rx_reset_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_userclk_rx_active_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtwiz_userclk_rx_srcclk_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_userclk_rx_usrclk_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_userclk_rx_usrclk2_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_userclk_rx_active_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_buffbypass_tx_reset_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_buffbypass_tx_start_user_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_buffbypass_tx_done_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_buffbypass_tx_error_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_buffbypass_rx_reset_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_buffbypass_rx_start_user_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_buffbypass_rx_done_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_buffbypass_rx_error_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_clk_freerun_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_all_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_tx_pll_and_datapath_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_tx_datapath_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_rx_pll_and_datapath_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_rx_datapath_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_tx_done_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtwiz_reset_rx_done_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtwiz_reset_qpll0lock_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_qpll1lock_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_rx_cdr_stable_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_tx_done_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_rx_done_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_qpll0reset_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_qpll1reset_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_gthe3_cpll_cal_txoutclk_period_in + + in + + 143 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_gthe3_cpll_cal_cnt_tol_in + + in + + 143 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_gthe3_cpll_cal_bufg_ce_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_gthe4_cpll_cal_txoutclk_period_in + + in + + 143 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_gthe4_cpll_cal_cnt_tol_in + + in + + 143 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_gthe4_cpll_cal_bufg_ce_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_gtye4_cpll_cal_txoutclk_period_in + + in + + 143 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtwiz_gtye4_cpll_cal_cnt_tol_in + + in + + 143 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtwiz_gtye4_cpll_cal_bufg_ce_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtwiz_userdata_tx_in + + in + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_userdata_rx_out + + out + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + bgbypassb_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x3 + + + + + + false + + + + + + bgmonitorenb_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x3 + + + + + + false + + + + + + bgpdb_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x3 + + + + + + false + + + + + + bgrcalovrd_in + + in + + 9 + 0 + + + + wire + xilinx_elaborateports + + + + 0x210 + + + + + + false + + + + + + bgrcalovrdenb_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x3 + + + + + + false + + + + + + drpaddr_common_in + + in + + 31 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drpclk_common_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drpdi_common_in + + in + + 31 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drpen_common_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drpwe_common_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + gtgrefclk0_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtgrefclk1_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtnorthrefclk00_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtnorthrefclk01_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtnorthrefclk10_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtnorthrefclk11_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtrefclk00_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + gtrefclk01_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtrefclk10_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtrefclk11_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtsouthrefclk00_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtsouthrefclk01_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtsouthrefclk10_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtsouthrefclk11_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + pcierateqpll0_in + + in + + 5 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcierateqpll1_in + + in + + 5 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pmarsvd0_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000 + + + + + + false + + + + + + pmarsvd1_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000 + + + + + + false + + + + + + qpll0clkrsvd0_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + qpll0clkrsvd1_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + qpll0fbdiv_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000 + + + + + + false + + + + + + qpll0lockdetclk_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + qpll0locken_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + qpll0pd_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + qpll0refclksel_in + + in + + 5 + 0 + + + + wire + xilinx_elaborateports + + + + 0x09 + + + + + + false + + + + + + qpll0reset_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + qpll1clkrsvd0_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + qpll1clkrsvd1_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + qpll1fbdiv_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000 + + + + + + false + + + + + + qpll1lockdetclk_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + qpll1locken_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x3 + + + + + + false + + + + + + qpll1pd_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + qpll1refclksel_in + + in + + 5 + 0 + + + + wire + xilinx_elaborateports + + + + 0x09 + + + + + + false + + + + + + qpll1reset_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + qpllrsvd1_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000 + + + + + + false + + + + + + qpllrsvd2_in + + in + + 9 + 0 + + + + wire + xilinx_elaborateports + + + + 0x000 + + + + + + false + + + + + + qpllrsvd3_in + + in + + 9 + 0 + + + + wire + xilinx_elaborateports + + + + 0x000 + + + + + + false + + + + + + qpllrsvd4_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000 + + + + + + false + + + + + + rcalenb_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + sdm0data_in + + in + + 49 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000000000000 + + + + + + false + + + + + + sdm0reset_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + sdm0toggle_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + sdm0width_in + + in + + 3 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + sdm1data_in + + in + + 49 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000000000000 + + + + + + false + + + + + + sdm1reset_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + sdm1toggle_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + sdm1width_in + + in + + 3 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + tcongpi_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + tconpowerup_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + tconreset_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + tconrsvdin1_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + ubcfgstreamen_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubdo_in + + in + + 31 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00000000 + + + + + + false + + + + + + ubdrdy_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubenable_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubgpi_in + + in + + 3 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubintr_in + + in + + 3 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubiolmbrst_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubmbrst_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubmdmcapture_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubmdmdbgrst_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubmdmdbgupdate_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubmdmregen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + ubmdmshift_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubmdmsysrst_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubmdmtck_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubmdmtdi_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + drpdo_common_out + + out + + 31 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drprdy_common_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pmarsvdout0_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + pmarsvdout1_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + qpll0fbclklost_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + qpll0lock_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + qpll0outclk_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + qpll0outrefclk_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + qpll0refclklost_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + qpll1fbclklost_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + qpll1lock_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + qpll1outclk_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + qpll1outrefclk_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + qpll1refclklost_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + qplldmonitor0_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + qplldmonitor1_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + refclkoutmonitor0_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + refclkoutmonitor1_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxrecclk0_sel_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxrecclk1_sel_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxrecclk0sel_out + + out + + 3 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxrecclk1sel_out + + out + + 3 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + sdm0finalout_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + sdm0testdata_out + + out + + 29 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + sdm1finalout_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + sdm1testdata_out + + out + + 29 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + tcongpo_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + tconrsvdout0_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + ubdaddr_out + + out + + 31 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + ubden_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + ubdi_out + + out + + 31 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + ubdwe_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + ubmdmtdo_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + ubrsvdout_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + ubtxuart_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + cdrstepdir_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + cdrstepsq_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + cdrstepsx_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + cfgreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + clkrsvd0_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + clkrsvd1_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + cpllfreqlock_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + cplllockdetclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + cplllocken_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0xFF + + + + + + false + + + + + + cpllpd_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + cpllrefclksel_in + + in + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0x249249 + + + + + + false + + + + + + cpllreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + dmonfiforeset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + dmonitorclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drpaddr_in + + in + + 79 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drpclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drpdi_in + + in + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drpen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drprst_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drpwe_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + elpcaldvorwren_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + elpcalpaorwren_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + evoddphicaldone_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + evoddphicalstart_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + evoddphidrden_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + evoddphidwren_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + evoddphixrden_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + evoddphixwren_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + eyescanmode_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + eyescanreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + eyescantrigger_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + freqos_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + gtgrefclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + gthrxn_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gthrxp_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtnorthrefclk0_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + gtnorthrefclk1_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + gtrefclk0_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + gtrefclk1_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + gtresetsel_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtrsvd_in + + in + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00000000000000000000000000000000 + + + + + + false + + + + + + gtrxreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtrxresetsel_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + gtsouthrefclk0_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + gtsouthrefclk1_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + gttxreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gttxresetsel_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + incpctrl_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + gtyrxn_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtyrxp_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + loopback_in + + in + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + looprsvd_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + lpbkrxtxseren_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + lpbktxrxseren_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + pcieeqrxeqadaptdone_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcierstidle_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pciersttxsyncstart_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcieuserratedone_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcsrsvdin_in + + in + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00000000000000000000000000000000 + + + + + + false + + + + + + pcsrsvdin2_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + pmarsvdin_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + qpll0clk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + illegal + false + + + + + + qpll0freqlock_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + qpll0refclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + illegal + false + + + + + + qpll1clk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + illegal + false + + + + + + qpll1freqlock_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + qpll1refclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + illegal + false + + + + + + resetovrd_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rstclkentx_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rx8b10ben_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxafecfoken_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0xFF + + + + + + false + + + + + + rxbufreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxcdrfreqreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxcdrhold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxcdrovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxcdrreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxcdrresetrsv_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxchbonden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxchbondi_in + + in + + 39 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000000000 + + + + + + false + + + + + + rxchbondlevel_in + + in + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0x000000 + + + + + + false + + + + + + rxchbondmaster_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxchbondslave_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxckcalreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxckcalstart_in + + in + + 55 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00000000000000 + + + + + + false + + + + + + rxcommadeten_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxdfeagcctrl_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxdccforcestart_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxdfeagchold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfeagcovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfecfokfcnum_in + + in + + 31 + 0 + + + + wire + xilinx_elaborateports + + + + 0xDDDDDDDD + + + + + + false + + + + + + rxdfecfokfen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfecfokfpulse_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfecfokhold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfecfokovren_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfekhhold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfekhovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfelfhold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfelfovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfelpmreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap10hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap10ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap11hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap11ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap12hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap12ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap13hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap13ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap14hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap14ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap15hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap15ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap2hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap2ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap3hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap3ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap4hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap4ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap5hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap5ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap6hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap6ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap7hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap7ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap8hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap8ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap9hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap9ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfeuthold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfeutovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfevphold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfevpovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfevsen_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxdfexyden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0xFF + + + + + + false + + + + + + rxdlybypass_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0xFF + + + + + + false + + + + + + rxdlyen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdlyovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdlysreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxelecidlemode_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000 + + + + + + false + + + + + + rxeqtraining_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxgearboxslip_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxlatclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxlpmen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxlpmgchold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxlpmgcovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxlpmhfhold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxlpmhfovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxlpmlfhold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxlpmlfklovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxlpmoshold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxlpmosovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxmcommaalignen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxmonitorsel_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000 + + + + + + false + + + + + + rxoobreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxoscalreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxoshold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxosintcfg_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxosinten_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxosinthold_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxosintovrden_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxosintstrobe_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxosinttestovrden_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxosovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxoutclksel_in + + in + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0x492492 + + + + + + false + + + + + + rxpcommaalignen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxpcsreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxpd_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxphalign_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxphalignen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxphdlypd_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxphdlyreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxphovrden_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxpllclksel_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0xAAAA + + + + + + false + + + + + + rxpmareset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxpolarity_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxprbscntreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxprbssel_in + + in + + 31 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxprogdivreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxqpien_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxrate_in + + in + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxratemode_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxslide_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxslipoutclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxslippma_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxsyncallin_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxsyncin_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxsyncmode_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxsysclksel_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0xFFFF + + + + + + false + + + + + + rxtermination_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxuserrdy_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxusrclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxusrclk2_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + sigvalidclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + tstin_in + + in + + 159 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000000000000000000000000000000000000000 + + + + + + false + + + + + + tx8b10bbypass_in + + in + + 63 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000000000000000 + + + + + + false + + + + + + tx8b10ben_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txbufdiffctrl_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txcominit_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txcomsas_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txcomwake_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txctrl0_in + + in + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txctrl1_in + + in + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txctrl2_in + + in + + 63 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txdata_in + + in + + 1023 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txdataextendrsvd_in + + in + + 63 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000000000000000 + + + + + + false + + + + + + txdccforcestart_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txdccreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txdeemph_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txdetectrx_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txdiffctrl_in + + in + + 39 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txdiffpd_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txdlybypass_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txdlyen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txdlyhold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txdlyovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txdlysreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txdlyupdown_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txelecidle_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txelforcestart_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txheader_in + + in + + 47 + 0 + + + + wire + xilinx_elaborateports + + + + 0x000000000000 + + + + + + false + + + + + + txinhibit_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txlatclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txlfpstreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txlfpsu2lpexit_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txlfpsu3wake_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txmaincursor_in + + in + + 55 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txmargin_in + + in + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txmuxdcdexhold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txmuxdcdorwren_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txoneszeros_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txoutclksel_in + + in + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txpcsreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txpd_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txpdelecidlemode_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txphalign_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txphalignen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txphdlypd_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txphdlyreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txphdlytstclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txphinit_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txphovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txpippmen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txpippmovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txpippmpd_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0xFF + + + + + + false + + + + + + txpippmsel_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txpippmstepsize_in + + in + + 39 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000000000 + + + + + + false + + + + + + txpisopd_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txpllclksel_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0xAAAA + + + + + + false + + + + + + txpmareset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txpolarity_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txpostcursor_in + + in + + 39 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txpostcursorinv_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txprbsforceerr_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txprbssel_in + + in + + 31 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txprecursor_in + + in + + 39 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txprecursorinv_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txprogdivreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txqpibiasen_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txqpistrongpdown_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txqpiweakpup_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txrate_in + + in + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txratemode_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txsequence_in + + in + + 55 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00000000000000 + + + + + + false + + + + + + txswing_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txsyncallin_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txsyncin_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txsyncmode_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txsysclksel_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0xFFFF + + + + + + false + + + + + + txuserrdy_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txusrclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txusrclk2_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + bufgtce_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + bufgtcemask_out + + out + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + bufgtdiv_out + + out + + 71 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + bufgtreset_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + bufgtrstmask_out + + out + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + cpllfbclklost_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + cplllock_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + cpllrefclklost_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dmonitorout_out + + out + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + dmonitoroutclk_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + drpdo_out + + out + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drprdy_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + eyescandataerror_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + gthtxn_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gthtxp_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtpowergood_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtrefclkmonitor_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + gtytxn_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtytxp_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + pcierategen3_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcierateidle_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcierateqpllpd_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcierateqpllreset_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pciesynctxsyncdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcieusergen3rdy_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcieuserphystatusrst_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcieuserratestart_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcsrsvdout_out + + out + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + phystatus_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pinrsrvdas_out + + out + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + powerpresent_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + resetexception_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxbufstatus_out + + out + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxbyteisaligned_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxbyterealign_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxcdrlock_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxcdrphdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxchanbondseq_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxchanisaligned_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxchanrealign_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxchbondo_out + + out + + 39 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxckcaldone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxclkcorcnt_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxcominitdet_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxcommadet_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxcomsasdet_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxcomwakedet_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxctrl0_out + + out + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxctrl1_out + + out + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxctrl2_out + + out + + 63 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxctrl3_out + + out + + 63 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxdata_out + + out + + 1023 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxdataextendrsvd_out + + out + + 63 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxdatavalid_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxdlysresetdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxelecidle_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxheader_out + + out + + 47 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxheadervalid_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxlfpstresetdet_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxlfpsu2lpexitdet_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxlfpsu3wakedet_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxmonitorout_out + + out + + 63 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxosintdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxosintstarted_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxosintstrobedone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxosintstrobestarted_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxoutclk_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxoutclkfabric_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxoutclkpcs_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxphaligndone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxphalignerr_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxpmaresetdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxprbserr_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxprbslocked_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxprgdivresetdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxqpisenn_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxqpisenp_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxratedone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxrecclkout_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxresetdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxsliderdy_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxslipdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxslipoutclkrdy_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxslippmardy_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxstartofseq_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxstatus_out + + out + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxsyncdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxsyncout_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxvalid_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txbufstatus_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + txcomfinish_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + txdccdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + txdlysresetdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txoutclk_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txoutclkfabric_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txoutclkpcs_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txphaligndone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txphinitdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txpmaresetdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txprgdivresetdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txqpisenn_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txqpisenp_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txratedone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + txresetdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txsyncdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txsyncout_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + + + C_CHANNEL_ENABLE + "000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" + + + C_PCIE_ENABLE + 1 + + + C_PCIE_CORECLK_FREQ + 500 + + + C_COMMON_SCALING_FACTOR + 2 + + + C_CPLL_VCO_FREQUENCY + 2500.0 + + + C_FORCE_COMMONS + 0 + + + C_FREERUN_FREQUENCY + 100 + + + C_GT_TYPE + 3 + + + C_GT_REV + 67 + + + C_INCLUDE_CPLL_CAL + 1 + + + C_ENABLE_COMMON_USRCLK + 0 + + + C_USER_GTPOWERGOOD_DELAY_EN + 1 + + + C_SIM_CPLL_CAL_BYPASS + 1 + + + C_LOCATE_COMMON + 0 + + + C_LOCATE_RESET_CONTROLLER + 1 + + + C_LOCATE_USER_DATA_WIDTH_SIZING + 1 + + + C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER + 0 + + + C_LOCATE_IN_SYSTEM_IBERT_CORE + 2 + + + C_LOCATE_RX_USER_CLOCKING + 1 + + + C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER + 1 + + + C_LOCATE_TX_USER_CLOCKING + 1 + + + C_RESET_CONTROLLER_INSTANCE_CTRL + 0 + + + C_RX_BUFFBYPASS_MODE + 0 + + + C_RX_BUFFER_BYPASS_INSTANCE_CTRL + 0 + + + C_RX_BUFFER_MODE + 1 + + + C_RX_CB_DISP + "00000000" + + + C_RX_CB_K + "00000000" + + + C_RX_CB_MAX_LEVEL + 4 + + + C_RX_CB_LEN_SEQ + 1 + + + C_RX_CB_NUM_SEQ + 0 + + + C_RX_CB_VAL + "00000000000000000000000000000000000000000000000000000000000000000000000000000000" + + + C_RX_CC_DISP + "00000000" + + + C_RX_CC_ENABLE + 1 + + + C_RESET_SEQUENCE_INTERVAL + 0 + + + C_RX_CC_K + "00000001" + + + C_RX_CC_LEN_SEQ + 1 + + + C_RX_CC_NUM_SEQ + 1 + + + C_RX_CC_PERIODICITY + 5000 + + + C_RX_CC_VAL + "00000000000000000000000000000000000000000000000000000000000000000000000000011100" + + + C_RX_COMMA_M_ENABLE + 1 + + + C_RX_COMMA_M_VAL + "1010000011" + + + C_RX_COMMA_P_ENABLE + 1 + + + C_RX_COMMA_P_VAL + "0101111100" + + + C_RX_DATA_DECODING + 1 + + + C_RX_ENABLE + 1 + + + C_RX_INT_DATA_WIDTH + 20 + + + C_RX_LINE_RATE + 8 + + + C_RX_MASTER_CHANNEL_IDX + 111 + + + C_RX_OUTCLK_BUFG_GT_DIV + 1 + + + C_RX_OUTCLK_FREQUENCY + 400.0000000 + + + C_RX_OUTCLK_SOURCE + 1 + + + C_RX_PLL_TYPE + 1 + + + C_RX_RECCLK_OUTPUT + 0x000000000000000000000000000000000000000000000000 + + + C_RX_REFCLK_FREQUENCY + 100 + + + C_RX_SLIDE_MODE + 2 + + + C_RX_USER_CLOCKING_CONTENTS + 0 + + + C_RX_USER_CLOCKING_INSTANCE_CTRL + 0 + + + C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK + 1 + + + C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 + 1 + + + C_RX_USER_CLOCKING_SOURCE + 0 + + + C_RX_USER_DATA_WIDTH + 16 + + + C_RX_USRCLK_FREQUENCY + 400.0000000 + + + C_RX_USRCLK2_FREQUENCY + 400.0000000 + + + C_SECONDARY_QPLL_ENABLE + 0 + + + C_SECONDARY_QPLL_REFCLK_FREQUENCY + 257.8125 + + + C_TOTAL_NUM_CHANNELS + 8 + + + C_TOTAL_NUM_COMMONS + 2 + + + C_TOTAL_NUM_COMMONS_EXAMPLE + 0 + + + C_TXPROGDIV_FREQ_ENABLE + 0 + + + C_TXPROGDIV_FREQ_SOURCE + 1 + + + C_TXPROGDIV_FREQ_VAL + 400 + + + C_TX_BUFFBYPASS_MODE + 0 + + + C_TX_BUFFER_BYPASS_INSTANCE_CTRL + 0 + + + C_TX_BUFFER_MODE + 0 + + + C_TX_DATA_ENCODING + 1 + + + C_TX_ENABLE + 1 + + + C_TX_INT_DATA_WIDTH + 20 + + + C_TX_LINE_RATE + 8 + + + C_TX_MASTER_CHANNEL_IDX + 111 + + + C_TX_OUTCLK_BUFG_GT_DIV + 1 + + + C_TX_OUTCLK_FREQUENCY + 400.0000000 + + + C_TX_OUTCLK_SOURCE + 4 + + + C_TX_PLL_TYPE + 1 + + + C_TX_REFCLK_FREQUENCY + 100 + + + C_TX_USER_CLOCKING_CONTENTS + 0 + + + C_TX_USER_CLOCKING_INSTANCE_CTRL + 0 + + + C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK + 1 + + + C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 + 1 + + + C_TX_USER_CLOCKING_SOURCE + 0 + + + C_TX_USER_DATA_WIDTH + 16 + + + C_TX_USRCLK_FREQUENCY + 400.0000000 + + + C_TX_USRCLK2_FREQUENCY + 400.0000000 + + + + + + choice_list_00d9575a + 16 + 32 + 64 + + + choice_list_0fbde0c1 + 20 + + + choice_list_13717074 + -20 + -40 + + + choice_list_1fad77c0 + RXOUTCLKPMA + RXOUTCLKPCS + RXPROGDIVCLK + + + choice_list_2170b2c2 + 400 + + + choice_list_24871ac1 + AC + DC + + + choice_list_2e5a39e9 + 500 + 250 + 125 + 62.5 + + + choice_list_3145f35e + 100 + 200 + 250 + 330 + 350 + 400 + 500 + 550 + 600 + 700 + 800 + 850 + 900 + 950 + 1000 + 1100 + + + choice_list_3179277f + QPLL0 + QPLL1 + CPLL + + + choice_list_39c58a6e + X1Y15 + X1Y14 + X1Y13 + X1Y12 + X1Y11 + X1Y10 + X1Y9 + X1Y8 + + + choice_list_3c2e0592 + QPLL1 + + + choice_list_3d9ff82c + 500 + 250 + + + choice_list_556e59ba + 0 + 100 + 200 + 300 + 400 + 500 + 600 + 700 + 800 + 900 + 1000 + 1100 + 1200 + 1300 + 1400 + 1500 + 1600 + 1700 + 1800 + 1900 + 2000 + 2100 + 2200 + 2300 + 2400 + 2500 + 2600 + 2700 + 2800 + 2900 + 3000 + 3100 + 3200 + 3300 + 3400 + 3500 + 3600 + 3700 + 3800 + 3900 + 4000 + 4100 + 4200 + 4300 + 4400 + 4500 + 4600 + 4700 + 4800 + 4900 + 5000 + 5100 + 5200 + 5300 + 5400 + 5500 + 5600 + 5700 + 5800 + 5900 + 6000 + 6100 + 6200 + 6300 + 6400 + 6500 + 6600 + 6700 + 6800 + 6900 + 7000 + 7100 + 7200 + 7300 + 7400 + 7500 + 7600 + 7700 + 7800 + 7900 + 8000 + 8100 + 8200 + 8300 + 8400 + 8500 + 8600 + 8700 + 8800 + 8900 + 9000 + 9100 + 9200 + 9300 + 9400 + 9500 + 9600 + 9700 + 9800 + 9900 + 10000 + + + choice_list_66ca0f1f + TXPROGDIVCLK + + + choice_list_98c4d361 + 257.8125 + + + choice_list_98ff8152 + GTY + + + choice_list_be18be20 + 6 + 7 + 8 + 9 + 10 + 11 + 12 + 13 + 14 + 15 + + + choice_list_e6469819 + 1 + 2 + 4 + + + choice_list_f01dcfac + 60.1503759 + 60.6060606 + 61.0687023 + 61.5384615 + 62.0155039 + 62.5 + 62.992126 + 63.4920635 + 64 + 64.516129 + 65.0406504 + 65.5737705 + 66.1157025 + 66.6666667 + 67.2268908 + 67.7966102 + 68.3760684 + 68.9655172 + 69.5652174 + 70.1754386 + 70.7964602 + 71.4285714 + 72.0720721 + 72.7272727 + 73.3944954 + 74.0740741 + 74.7663551 + 75.4716981 + 76.1904762 + 76.9230769 + 77.6699029 + 78.4313725 + 79.2079208 + 80 + 80.8080808 + 81.6326531 + 82.4742268 + 83.3333333 + 84.2105263 + 85.106383 + 86.0215054 + 86.9565217 + 87.9120879 + 88.8888889 + 89.8876404 + 90.9090909 + 91.954023 + 93.0232558 + 94.1176471 + 95.2380952 + 96.3855422 + 97.5609756 + 98.7654321 + 100 + 100.6289308 + 101.2658228 + 101.910828 + 102.5641026 + 103.2258065 + 103.8961039 + 104.5751634 + 105.2631579 + 105.9602649 + 106.6666667 + 107.3825503 + 108.1081081 + 108.8435374 + 109.5890411 + 110.3448276 + 111.1111111 + 111.8881119 + 112.6760563 + 113.4751773 + 114.2857143 + 115.1079137 + 115.942029 + 116.7883212 + 117.6470588 + 118.5185185 + 119.4029851 + 120.3007519 + 121.2121212 + 122.1374046 + 123.0769231 + 124.0310078 + 125 + 125.984252 + 126.984127 + 128 + 129.0322581 + 130.0813008 + 131.147541 + 132.231405 + 133.3333333 + 134.4537815 + 135.5932203 + 136.7521368 + 137.9310345 + 139.1304348 + 140.3508772 + 141.5929204 + 142.8571429 + 144.1441441 + 145.4545455 + 146.7889908 + 148.1481481 + 149.5327103 + 150 + 150.9433962 + 151.8987342 + 152.3809524 + 152.866242 + 153.8461538 + 154.8387097 + 155.3398058 + 155.8441558 + 156.8627451 + 157.8947368 + 158.4158416 + 158.9403974 + 160 + 161.0738255 + 161.6161616 + 162.1621622 + 163.2653061 + 164.3835616 + 164.9484536 + 165.5172414 + 166.6666667 + 167.8321678 + 168.4210526 + 169.0140845 + 170.212766 + 171.4285714 + 172.0430108 + 172.6618705 + 173.9130435 + 175.1824818 + 175.8241758 + 176.4705882 + 177.7777778 + 179.1044776 + 179.7752809 + 180.4511278 + 181.8181818 + 183.2061069 + 183.908046 + 184.6153846 + 186.0465116 + 187.5 + 188.2352941 + 188.976378 + 190.4761905 + 192 + 192.7710843 + 193.5483871 + 195.1219512 + 196.7213115 + 197.5308642 + 198.3471074 + 200 + 201.2578616 + 201.6806723 + 202.5316456 + 203.3898305 + 203.8216561 + 205.1282051 + 206.4516129 + 206.8965517 + 207.7922078 + 208.6956522 + 209.1503268 + 210.5263158 + 211.9205298 + 212.3893805 + 213.3333333 + 214.2857143 + 214.7651007 + 216.2162162 + 217.6870748 + 218.1818182 + 219.1780822 + 220.1834862 + 220.6896552 + 222.2222222 + 223.7762238 + 224.2990654 + 225.3521127 + 226.4150943 + 226.9503546 + 228.5714286 + 230.2158273 + 230.7692308 + 231.884058 + 233.0097087 + 233.5766423 + 235.2941176 + 237.037037 + 237.6237624 + 238.8059701 + 240 + 240.6015038 + 242.4242424 + 244.2748092 + 244.8979592 + 246.1538462 + 247.4226804 + 248.0620155 + 250 + 251.9685039 + 252.6315789 + 253.968254 + 255.3191489 + 256 + 258.0645161 + 260.1626016 + 260.8695652 + 262.295082 + 263.7362637 + 264.4628099 + 266.6666667 + 268.907563 + 269.6629213 + 271.1864407 + 272.7272727 + 273.5042735 + 275.862069 + 278.2608696 + 279.0697674 + 280.7017544 + 282.3529412 + 283.1858407 + 285.7142857 + 288.2882883 + 289.1566265 + 290.9090909 + 292.6829268 + 293.5779817 + 296.2962963 + 299.0654206 + 300 + 301.8867925 + 303.7974684 + 304.7619048 + 307.6923077 + 310.6796117 + 311.6883117 + 313.7254902 + 315.7894737 + 316.8316832 + 320 + 323.2323232 + 324.3243243 + 326.5306122 + 328.7671233 + 329.8969072 + 333.3333333 + 336.8421053 + 338.028169 + 340.4255319 + 342.8571429 + 344.0860215 + 347.826087 + 351.6483516 + 352.9411765 + 355.5555556 + 358.2089552 + 359.5505618 + 363.6363636 + 367.816092 + 369.2307692 + 372.0930233 + 375 + 376.4705882 + 380.952381 + 385.5421687 + 387.0967742 + 390.2439024 + 393.442623 + 395.0617284 + 400 + 405.0632911 + 406.779661 + 410.2564103 + 413.7931034 + 415.5844156 + 421.0526316 + 426.6666667 + 428.5714286 + 432.4324324 + 436.3636364 + 438.3561644 + 444.4444444 + 450.7042254 + 452.8301887 + 457.1428571 + 461.5384615 + 463.7681159 + 470.5882353 + 477.6119403 + 480 + 484.8484848 + 489.7959184 + 492.3076923 + 500 + 507.9365079 + 510.6382979 + 516.1290323 + 521.7391304 + 524.5901639 + 533.3333333 + 542.3728814 + 545.4545455 + 551.7241379 + 558.1395349 + 561.4035088 + 571.4285714 + 581.8181818 + 585.3658537 + 592.5925926 + 600 + 603.7735849 + 615.3846154 + 627.4509804 + 631.5789474 + 640 + 648.6486486 + 653.0612245 + 666.6666667 + 680.8510638 + 685.7142857 + 695.6521739 + 705.8823529 + 711.1111111 + 727.2727273 + 744.1860465 + 750 + 761.9047619 + 774.1935484 + 780.4878049 + 800 + + + choice_pairs_03018cc1 + 1 + 2 + 0 + + + choice_pairs_0c77e1fe + 0 + 1 + + + choice_pairs_1040277f + AVTT + FLOAT + GND + PROGRAMMABLE + + + choice_pairs_1436b008 + MULTI + SINGLE + + + choice_pairs_40d02874 + 10GBASE_KR + CUSTOM + PCIE_GEN1_GEN2 + PCIE_GEN3 + QPI + + + choice_pairs_4e550952 + NONE + EXAMPLE_DESIGN + + + choice_pairs_5d4d976c + None + GTY-100GAUI_4 + GTY-100GBASE-KR4 + GTY-10GBASE-KR + GTY-10GBASE-R + GTY-12G_SDI + GTY-1G_10G_25G_switchable + GTY-3G_SDI + GTY-50GAUI_2 + GTY-Aurora_64B66B + GTY-Aurora_8B10B + GTY-Bandwidth_Engine + GTY-CAUI_10 + GTY-CAUI_10_raw + GTY-CAUI_4 + GTY-CEI_11G_SR + GTY-CPRI_10G + GTY-CPRI_10_1G + GTY-CPRI_10_1G_lowloss + GTY-CPRI_6G + GTY-DisplayPort_1_62G + GTY-DisplayPort_2_7G + GTY-DisplayPort_5_4G + GTY-DisplayPort_8_1G + GTY-Gigabit_Ethernet + GTY-HDMI + GTY-HD_SDI + GTY-HMC_12_5G + GTY-Interlaken_10G + GTY-Interlaken_12_5G + GTY-Interlaken_25G + GTY-JESD204 + GTY-JESD204B_highloss + GTY-JESD204B_lowloss + GTY-OTL4_10 + GTY-OTU2 + GTY-OTU2e + GTY-OTU4 + GTY-QSGMII + GTY-RXAUI + GTY-SATA + GTY-SRIO_Gen2 + GTY-VbyOne + GTY-XAUI + GTY-XLAUI + + + choice_pairs_7b0c3758 + RX + BOTH + TX + + + choice_pairs_85f99b7f + K28.1 + K28.5 + NONE + + + choice_pairs_8846c8f0 + RAW + 8B10B + 64B66B + 64B66B_CAUI + 64B66B_ASYNC + 64B66B_ASYNC_CAUI + 64B67B + 64B67B_CAUI + + + choice_pairs_88c85933 + 8B10B + 64B66B_ASYNC + 64B66B_ASYNC_CAUI + RAW + 64B66B + 64B66B_CAUI + 64B67B + 64B67B_CAUI + + + choice_pairs_93c2d4ee + CORE + EXAMPLE_DESIGN + + + choice_pairs_9c19f015 + 1 + 2 + + + choice_pairs_a537ddda + 0 + 1 + + + choice_pairs_aa541099 + AUTO + DFE + LPM + + + choice_pairs_ae574462 + OFF + PCS + PMA + AUTO + + + choice_pairs_b0974ef0 + 1 + 2 + 0 + + + choice_pairs_d4feb97d + DISABLE + ENABLE + + + choice_pairs_f05b8192 + CHANNEL + NAME + + + The UltraScale FPGAs Transceivers Wizard provides a simple and robust method of configuring one or more serial transceivers in UltraScale and UltraScale+ devices. Start from scratch, or use a configuration preset to target an industry standard. The highly flexible Transceivers Wizard generates a customized IP core for the transceivers, configuration options, and enabled ports you've selected, optionally including a variety of helper blocks to simplify common functionality. In addition, it can produce an example design for simple simulation and hardware usage demonstration. + + + GT_TYPE + Transceiver type + For devices which contain more than one serial transceiver type, select the type of transceiver to configure + GTY + + + INTERNAL_GT_PRIM_TYPE + gtye4 + + + + false + + + + + + GT_REV + Transceiver revision + Select the serial transceiver silicon revision + 0 + + + GT_DIRECTION + Transmit and/or Receive direction + Enable transmit and/or receive + BOTH + + + RX_ENABLE + Enabled + Enable the receiver for use + true + + + + false + + + + + + TX_ENABLE + Enabled + Enable the transmitter for use + true + + + + false + + + + + + CHANNEL_ENABLE + Enable channel + Indicate whether this transceiver channel is instantiated and enabled for use + X1Y15 X1Y14 X1Y13 X1Y12 X1Y11 X1Y10 X1Y9 X1Y8 + + + TX_MASTER_CHANNEL + Master TX channel + Designate an enabled transceiver as the master TX channel for various purposes such as user clock generation and buffer bypass (if selected) + X1Y15 + + + RX_MASTER_CHANNEL + Master RX channel + Designate an enabled transceiver as the master RX channel for various purposes such as user clock generation and buffer bypass (if selected) + X1Y15 + + + INTERNAL_TOTAL_NUM_CHANNELS + Total number of channels + 8 + + + + false + + + + + + INTERNAL_TOTAL_NUM_COMMONS + Total number of commons required + 2 + + + + false + + + + + + LOCATE_COMMON + Include transceiver COMMON in the + If a QPLL is used for either the transmitter or the receiver, indicate whether the transceiver COMMON block is instantiated within the core, or outside of the core in the example design. Exclusion from the core may allow placement of separate but compatible transceiver interfaces within a single quad. + CORE + + + INTERNAL_NUM_COMMONS_CORE + Number of commons in core + 2 + + + + false + + + + + + INTERNAL_NUM_COMMONS_EXAMPLE + Number of commons in example + 0 + + + + false + + + + + + INTERNAL_TX_USRCLK_FREQUENCY + 400.0000000 + + + + false + + + + + + INTERNAL_RX_USRCLK_FREQUENCY + 400.0000000 + + + + false + + + + + + RX_PPM_OFFSET + PPM offset between receiver and transmitter + Specify the PPM offset between received data and transmitted data + 0 + + + OOB_ENABLE + Enable Out of Band signaling (OOB)/Electrical Idle + Enable or disable Out of Band signaling (OOB)/Electrical Idle + false + + + + false + + + + + + RX_SSC_PPM + Spread spectrum clocking + Specify the spread spectrum clocking modulation in PPM + 0 + + + INS_LOSS_NYQ + Insertion loss at Nyquist (dB) + Indicate the transmitter to receiver insertion loss at the Nyquist frequency, in dB + 15 + + + PCIE_CORECLK_FREQ + 500 + + + PCIE_USERCLK_FREQ + 250 + + + TX_LINE_RATE + Line rate (Gb/s) + Enter the transmitter line rate in Gb/s + 8 + + + TX_PLL_TYPE + PLL type + Select the transmitter PLL type + QPLL1 + + + TX_REFCLK_FREQUENCY + Actual Reference clock (MHz) + Select a transmitter reference clock frequency from among those supported for the selected line rate and PLL type + 100 + + + TX_DATA_ENCODING + Encoding + Select the encoding format for data transmission, or choose 'Raw' for no data encoding + 8B10B + + + TX_USER_DATA_WIDTH + User data width + Select the width at which the user logic will provide parallel data to the serial transceiver for transmission + 16 + + + TX_INT_DATA_WIDTH + Internal data width + Select the width of the serial transceiver internal transmitter data path + 20 + + + TX_BUFFER_MODE + Buffer + Select whether to enable or to bypass the transmitter buffer + 0 + + + TX_QPLL_FRACN_NUMERATOR + Fractional part of QPLL feedback divider + For supported transceiver types and transmitter line rates, enter the numerator which produces the desired 24-bit fractional part of the QPLL feedback divider as displayed. Note that changes affect transmitter reference clock options including current selection + 0 + + + TX_OUTCLK_SOURCE + TXOUTCLK source + Select the source of TXOUTCLK + TXPROGDIVCLK + + + TX_DIFF_SWING_EMPH_MODE + Differential swing and emphasis mode + Select the transmitter differential swing and emphasis mode for your application + PCIE_GEN1_GEN2 + + + RX_LINE_RATE + Line rate (Gb/s) + Enter the receiver line rate in Gb/s + 8 + + + RX_PLL_TYPE + PLL type + Select the receiver PLL type + QPLL1 + + + RX_REFCLK_FREQUENCY + Actual Reference clock (MHz) + Select a receiver reference clock frequency from among those supported for the selected line rate and PLL type + 100 + + + RX_DATA_DECODING + Decoding + Select the decoding format for data reception, or choose 'Raw' for no data decoding + 8B10B + + + RX_USER_DATA_WIDTH + User data width + Select the width at which the serial transceiver will provide received parallel data to the user logic + 16 + + + RX_INT_DATA_WIDTH + Internal data width + Select the width of the serial transceiver internal receiver data path + 20 + + + RX_BUFFER_MODE + Buffer + Select whether to enable or to bypass the receiver elastic buffer + 1 + + + RX_QPLL_FRACN_NUMERATOR + Fractional part of QPLL feedback divider + For supported transceiver types and receiver line rates, enter the numerator which produces the desired 24-bit fractional part of the QPLL feedback divider as displayed. Note that changes affect receiver reference clock options including current selection. When receiver and transmitter share a QPLL, values must match and are set by the transmitter selection + 0 + + + RX_EQ_MODE + Equalization mode + Specify the equalization mode, or allow the core to select a mode. Refer to the product guide for guidelines on selecting between DFE and LPM modes. + DFE + + + RX_JTOL_FC + Mask corner frequency (MHz) + Refer to the product guide for guidelines on setting jitter tolerance mask corner frequency. + 1 + + + RX_JTOL_LF_SLOPE + Mask low frequency slope (dB/decade) + Refer to the product guide for guidelines on setting jitter tolerance mask low frequency slope. + -20 + + + RX_OUTCLK_SOURCE + RXOUTCLK source + Select the source of RXOUTCLK + RXOUTCLKPMA + + + SIM_CPLL_CAL_BYPASS + 1 + + + PCIE_ENABLE + true + + + RX_TERMINATION + Termination + Select the receiver termination + PROGRAMMABLE + + + RX_TERMINATION_PROG_VALUE + Programmable termination voltage (mV) + Select the termination voltage (in mV) when in programmable mode + 800 + + + RX_COUPLING + Link coupling + Select the link coupling + AC + + + RX_BUFFER_BYPASS_MODE + Receiver elastic buffer bypass mode + Control whether the receiver elastic buffer bypass operates in multi-lane mode or single-lane mode + MULTI + + + + false + + + + + + RX_BUFFER_RESET_ON_CB_CHANGE + Reset receiver elastic buffer on channel bonding change + Control whether the receiver elastic buffer is reset on change to RXCHANBONDMASTER, RXCHANBONDSLAVE or RXCHANBONDLEVEL + ENABLE + + + + false + + + + + + RX_BUFFER_RESET_ON_COMMAALIGN + Reset receiver elastic buffer on comma alignment + Control whether the receiver elastic buffer is reset on comma alignment + DISABLE + + + RX_BUFFER_RESET_ON_RATE_CHANGE + Reset receiver elastic buffer on rate change + Control whether the receiver elastic buffer is reset on rate change + ENABLE + + + TX_BUFFER_RESET_ON_RATE_CHANGE + Reset transmitter buffer on rate change + Control whether the transmitter buffer is reset on rate change + ENABLE + + + + false + + + + + + RESET_SEQUENCE_INTERVAL + Reset sequence time interval (ns) + Select 0 to specify that all transceiver elements are reset in parallel when the reset controller helper block is used (default behavior). If sequential transceiver element resets are desired in order to mitigate the transient load requirements of the power supplies, then select a nonzero value to specify the time interval, in nanoseconds, between reset state changes of those transceiver elements. When the reset controller helper block is used, the Wizard performs the sequencing and enforces the time interval + 0 + + + RX_COMMA_PRESET + Comma value preset + K28.5 + + + RX_COMMA_VALID_ONLY + Valid comma values for 8B/10B decoding + Select the range of comma characters decoded by the 8B/10B decoder + 0 + + + RX_COMMA_P_ENABLE + Detect plus comma + Indicate whether or not the specified bit pattern is detected as a plus comma + true + + + RX_COMMA_M_ENABLE + Detect minus comma + Indicate whether or not the specified bit pattern is detected as a minus comma + true + + + RX_COMMA_DOUBLE_ENABLE + Detect combined plus/minus (double-length) comma + Indicate whether or not the comma detection block searches for the specified plus comma and minus comma bit patterns together in sequence + false + + + RX_COMMA_P_VAL + Plus comma value + Specify the bit pattern for plus comma detection, where the rightmost bit is the first bit received + 0101111100 + + + RX_COMMA_M_VAL + Minus comma value + Specify the bit pattern for minus comma detection, where the rightmost bit is the first bit received + 1010000011 + + + RX_COMMA_MASK + Mask + Set any bit in the mask field to 0 to make the corresponding bit of the specified plus and minus comma values a "don't care" + 1111111111 + + + RX_COMMA_ALIGN_WORD + Alignment boundary + Select which data byte boundaries are allowed for comma alignment + 1 + + + RX_COMMA_SHOW_REALIGN_ENABLE + Show realign comma + Indicate whether or not commas that cause realignment are brought out to the RXDATA port. Disable to reduce receiver data path latency + true + + + RX_SLIDE_MODE + Manual alignment (RXSLIDE) mode + Select whether to enable manual alignment, and in what mode if enabled + PMA + + + RX_CB_NUM_SEQ + Enable and select number of sequences to use + Select whether to enable channel bonding, and how many sequences to use if enabled + 0 + + + RX_CB_LEN_SEQ + Length of each sequence + Select the number of characters in each channel bonding sequence + 1 + + + + false + + + + + + RX_CB_MAX_SKEW + Sequence maximum skew + Select a channel bonding maximum skew value which is less than half the minimum distance between instances of the channel bonding sequence + 1 + + + + false + + + + + + RX_CB_MAX_LEVEL + Maximum channel bonding level to be used + Select the maximum channel bonding level that will be used in the system channel bonding topology + 4 + + + + false + + + + + + RX_CB_MASK + 00000000 + + + + false + + + + + + RX_CB_VAL + 00000000000000000000000000000000000000000000000000000000000000000000000000000000 + + + + false + + + + + + RX_CB_K + 00000000 + + + + false + + + + + + RX_CB_DISP + 00000000 + + + + false + + + + + + RX_CB_MASK_0_0 + Don't care + Mark this pattern "don't care" to always consider it as a match within a channel bonding sequence + false + + + + false + + + + + + RX_CB_VAL_0_0 + Value + Specify the value for this channel bonding sequence and pattern + 00000000 + + + + false + + + + + + RX_CB_K_0_0 + K character + Indicate whether or not the corresponding channel bonding value is a K character + false + + + + false + + + + + + RX_CB_DISP_0_0 + Inverted disparity + Indicate whether or not the corresponding channel bonding value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CB_MASK_0_1 + Don't care + Mark this pattern "don't care" to always consider it as a match within a channel bonding sequence + false + + + + false + + + + + + RX_CB_VAL_0_1 + Value + Specify the value for this channel bonding sequence and pattern + 00000000 + + + + false + + + + + + RX_CB_K_0_1 + K character + Indicate whether or not the corresponding channel bonding value is a K character + false + + + + false + + + + + + RX_CB_DISP_0_1 + Inverted disparity + Indicate whether or not the corresponding channel bonding value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CB_MASK_0_2 + Don't care + Mark this pattern "don't care" to always consider it as a match within a channel bonding sequence + false + + + + false + + + + + + RX_CB_VAL_0_2 + Value + Specify the value for this channel bonding sequence and pattern + 00000000 + + + + false + + + + + + RX_CB_K_0_2 + K character + Indicate whether or not the corresponding channel bonding value is a K character + false + + + + false + + + + + + RX_CB_DISP_0_2 + Inverted disparity + Indicate whether or not the corresponding channel bonding value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CB_MASK_0_3 + Don't care + Mark this pattern "don't care" to always consider it as a match within a channel bonding sequence + false + + + + false + + + + + + RX_CB_VAL_0_3 + Value + Specify the value for this channel bonding sequence and pattern + 00000000 + + + + false + + + + + + RX_CB_K_0_3 + K character + Indicate whether or not the corresponding channel bonding value is a K character + false + + + + false + + + + + + RX_CB_DISP_0_3 + Inverted disparity + Indicate whether or not the corresponding channel bonding value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CB_MASK_1_0 + Don't care + Mark this pattern "don't care" to always consider it as a match within a channel bonding sequence + false + + + + false + + + + + + RX_CB_VAL_1_0 + Value + Specify the value for this channel bonding sequence and pattern + 00000000 + + + + false + + + + + + RX_CB_K_1_0 + K character + Indicate whether or not the corresponding channel bonding value is a K character + false + + + + false + + + + + + RX_CB_DISP_1_0 + Inverted disparity + Indicate whether or not the corresponding channel bonding value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CB_MASK_1_1 + Don't care + Mark this pattern "don't care" to always consider it as a match within a channel bonding sequence + false + + + + false + + + + + + RX_CB_VAL_1_1 + Value + Specify the value for this channel bonding sequence and pattern + 00000000 + + + + false + + + + + + RX_CB_K_1_1 + K character + Indicate whether or not the corresponding channel bonding value is a K character + false + + + + false + + + + + + RX_CB_DISP_1_1 + Inverted disparity + Indicate whether or not the corresponding channel bonding value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CB_MASK_1_2 + Don't care + Mark this pattern "don't care" to always consider it as a match within a channel bonding sequence + false + + + + false + + + + + + RX_CB_VAL_1_2 + Value + Specify the value for this channel bonding sequence and pattern + 00000000 + + + + false + + + + + + RX_CB_K_1_2 + K character + Indicate whether or not the corresponding channel bonding value is a K character + false + + + + false + + + + + + RX_CB_DISP_1_2 + Inverted disparity + Indicate whether or not the corresponding channel bonding value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CB_MASK_1_3 + Don't care + Mark this pattern "don't care" to always consider it as a match within a channel bonding sequence + false + + + + false + + + + + + RX_CB_VAL_1_3 + Value + Specify the value for this channel bonding sequence and pattern + 00000000 + + + + false + + + + + + RX_CB_K_1_3 + K character + Indicate whether or not the corresponding channel bonding value is a K character + false + + + + false + + + + + + RX_CB_DISP_1_3 + Inverted disparity + Indicate whether or not the corresponding channel bonding value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CC_NUM_SEQ + Enable and select number of sequences to use + Select whether to enable clock correction, and how many sequences to use if enabled + 1 + + + RX_CC_LEN_SEQ + Length of each sequence + Select the number of characters in each channel clock correction sequence + 1 + + + RX_CC_PERIODICITY + Periodicity of the sequence (in bytes) + Specify the separation between clock correction sequences, in bytes + 5000 + + + RX_CC_KEEP_IDLE + Keep idle + Control whether at least one clock correction sequence is kept in the data stream for every continuous stream of clock correction sequences received + ENABLE + + + RX_CC_PRECEDENCE + Precedence + Control whether clock correction takes precedence over channel bonding when both operations are triggered at the same time + ENABLE + + + + false + + + + + + RX_CC_REPEAT_WAIT + Minimum repetition + Specify the number of RXUSRCLK cycles following a clock correction during which the elastic buffer is not permitted to execute another clock correction + 0 + + + RX_CC_MASK + Don't care + Mark this pattern "don't care" to always consider it as a match within a clock correction sequence + 00000000 + + + + false + + + + + + RX_CC_VAL + 00000000000000000000000000000000000000000000000000000000000000000000000000011100 + + + RX_CC_K + 00000001 + + + + false + + + + + + RX_CC_DISP + 00000000 + + + + false + + + + + + RX_CC_MASK_0_0 + Don't care + Mark this pattern "don't care" to always consider it as a match within a clock correction sequence + false + + + RX_CC_VAL_0_0 + Value + Specify the value for this clock correction sequence and pattern + 00011100 + + + RX_CC_K_0_0 + K character + Indicate whether or not the corresponding clock correction value is a K character + true + + + RX_CC_DISP_0_0 + Inverted disparity + Indicate whether or not the corresponding clock correction value uses inverted disparity to signify control a character via deliberate error + false + + + RX_CC_MASK_0_1 + Don't care + Mark this pattern "don't care" to always consider it as a match within a clock correction sequence + false + + + + false + + + + + + RX_CC_VAL_0_1 + Value + Specify the value for this clock correction sequence and pattern + 00000000 + + + + false + + + + + + RX_CC_K_0_1 + K character + Indicate whether or not the corresponding clock correction value is a K character + false + + + + false + + + + + + RX_CC_DISP_0_1 + Inverted disparity + Indicate whether or not the corresponding clock correction value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CC_MASK_0_2 + Don't care + Mark this pattern "don't care" to always consider it as a match within a clock correction sequence + false + + + + false + + + + + + RX_CC_VAL_0_2 + Value + Specify the value for this clock correction sequence and pattern + 00000000 + + + + false + + + + + + RX_CC_K_0_2 + K character + Indicate whether or not the corresponding clock correction value is a K character + false + + + + false + + + + + + RX_CC_DISP_0_2 + Inverted disparity + Indicate whether or not the corresponding clock correction value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CC_MASK_0_3 + Don't care + Mark this pattern "don't care" to always consider it as a match within a clock correction sequence + false + + + + false + + + + + + RX_CC_VAL_0_3 + Value + Specify the value for this clock correction sequence and pattern + 00000000 + + + + false + + + + + + RX_CC_K_0_3 + K character + Indicate whether or not the corresponding clock correction value is a K character + false + + + + false + + + + + + RX_CC_DISP_0_3 + Inverted disparity + Indicate whether or not the corresponding clock correction value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CC_MASK_1_0 + Don't care + Mark this pattern "don't care" to always consider it as a match within a clock correction sequence + false + + + + false + + + + + + RX_CC_VAL_1_0 + Value + Specify the value for this clock correction sequence and pattern + 00000000 + + + + false + + + + + + RX_CC_K_1_0 + K character + Indicate whether or not the corresponding clock correction value is a K character + false + + + + false + + + + + + RX_CC_DISP_1_0 + Inverted disparity + Indicate whether or not the corresponding clock correction value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CC_MASK_1_1 + Don't care + Mark this pattern "don't care" to always consider it as a match within a clock correction sequence + false + + + + false + + + + + + RX_CC_VAL_1_1 + Value + Specify the value for this clock correction sequence and pattern + 00000000 + + + + false + + + + + + RX_CC_K_1_1 + K character + Indicate whether or not the corresponding clock correction value is a K character + false + + + + false + + + + + + RX_CC_DISP_1_1 + Inverted disparity + Indicate whether or not the corresponding clock correction value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CC_MASK_1_2 + Don't care + Mark this pattern "don't care" to always consider it as a match within a clock correction sequence + false + + + + false + + + + + + RX_CC_VAL_1_2 + Value + Specify the value for this clock correction sequence and pattern + 00000000 + + + + false + + + + + + RX_CC_K_1_2 + K character + Indicate whether or not the corresponding clock correction value is a K character + false + + + + false + + + + + + RX_CC_DISP_1_2 + Inverted disparity + Indicate whether or not the corresponding clock correction value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CC_MASK_1_3 + Don't care + Mark this pattern "don't care" to always consider it as a match within a clock correction sequence + false + + + + false + + + + + + RX_CC_VAL_1_3 + Value + Specify the value for this clock correction sequence and pattern + 00000000 + + + + false + + + + + + RX_CC_K_1_3 + K character + Indicate whether or not the corresponding clock correction value is a K character + false + + + + false + + + + + + RX_CC_DISP_1_3 + Inverted disparity + Indicate whether or not the corresponding clock correction value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + ENABLE_OPTIONAL_PORTS + Enable optional ports + Indicate whether a port should be included + txpdelecidlemode_in txprgdivresetdone_out rcalenb_in txpisopd_in rxratemode_in dmonfiforeset_in dmonitorclk_in dmonitorout_out txdlysresetdone_out rxdlysresetdone_out rxphaligndone_out rxsyncdone_out eyescanreset_in txdiffctrl_in rxtermination_in cpllpd_in drpaddr_common_in drpclk_common_in drpdi_common_in drpen_common_in drpwe_common_in loopback_in pcieeqrxeqadaptdone_in pcierstidle_in pciersttxsyncstart_in pcieuserratedone_in qpll0pd_in qpll1pd_in rxcdrreset_in rxdfelpmreset_in rxlpmen_in rxpc +sreset_in rxpd_in rxpmareset_in rxpolarity_in rxprbscntreset_in rxprbssel_in rxrate_in txdeemph_in txdetectrx_in txelecidle_in txmaincursor_in txmargin_in txpcsreset_in txpd_in txpmareset_in txpostcursor_in txprbsforceerr_in txprbssel_in txprecursor_in txrate_in txswing_in bufgtce_out bufgtcemask_out bufgtdiv_out bufgtreset_out bufgtrstmask_out drpdo_common_out drprdy_common_out gtpowergood_out pcierategen3_out pcierateidle_out pcierateqpllpd_out pcierateqpllreset_out pciesynctxsyncdone_out pcie +usergen3rdy_out pcieuserphystatusrst_out pcieuserratestart_out phystatus_out rxelecidle_out rxoutclkfabric_out rxoutclkpcs_out rxprbserr_out rxprbslocked_out rxrecclkout_out rxstatus_out rxvalid_out txoutclkfabric_out txoutclkpcs_out qpll1freqlock_in qpll0freqlock_in cpllfreqlock_in qpll0lock_out qpll1lock_out drpclk_in cpllreset_in qpll1outclk_out qpll1outrefclk_out qpll0outclk_out qpll0outrefclk_out pcierateqpll0_in pcierateqpll1_in gtrefclk00_in gtrefclk01_in qpll0reset_in qpll1reset_in drpwe +_in drpaddr_in drpen_in drprst_in drprdy_out drpdi_in drpdo_out rxcdrhold_in rxdfeagchold_in rxdfecfokhold_in rxdfelfhold_in rxdfekhhold_in rxdfetap2hold_in rxdfetap3hold_in rxdfetap4hold_in rxdfetap5hold_in rxdfetap6hold_in rxdfetap7hold_in rxdfetap8hold_in rxdfetap9hold_in rxdfetap10hold_in rxdfetap11hold_in rxdfetap12hold_in rxdfetap13hold_in rxdfetap14hold_in rxdfetap15hold_in rxdfeuthold_in rxdfevphold_in rxoshold_in rxlpmgchold_in rxlpmhfhold_in rxlpmlfhold_in rxlpmoshold_in rxratedone_out + rxcdrfreqreset_in resetovrd_in txoutclksel_in cplllock_out gtrefclk0_in + + + RX_REFCLK_SOURCE + Receiver reference clock source + Select a reference clock input to drive the PLL chosen for receiver operation + + + + TX_REFCLK_SOURCE + Transmitter reference clock source + Select a reference clock input to drive the PLL chosen for transmitter operation + + + + RX_RECCLK_OUTPUT + Drive recovered clock out of device + Indicate whether this transceiver channel should drive its recovered clock out of the device, and which reference clock buffer location to use + + + + LOCATE_RESET_CONTROLLER + Include reset controller in the + Indicate whether the transceiver reset controller is instantiated within the core, or outside of the core in the example design. Inclusion may simplify transceiver usage, while exclusion may allow greater control. + EXAMPLE_DESIGN + + + LOCATE_TX_BUFFER_BYPASS_CONTROLLER + Include transmitter buffer bypass controller in the + If the transmitter buffer is bypassed, indicate whether the transmitter buffer bypass controller is instantiated within the core, or outside of the core in the example design. Inclusion may simplify transceiver usage, while exclusion may allow greater control. + EXAMPLE_DESIGN + + + LOCATE_RX_BUFFER_BYPASS_CONTROLLER + Include receiver elastic buffer bypass controller in the + If the receiver elastic buffer is bypassed, indicate whether the receiver elastic buffer bypass controller is instantiated within the core, or outside of the core in the example design. Inclusion may simplify transceiver usage, while exclusion may allow greater control. + CORE + + + + false + + + + + + LOCATE_IN_SYSTEM_IBERT_CORE + Include In-System IBERT core + Indicate whether or not the In-System IBERT core should be instantiated in the example design. + NONE + + + LOCATE_TX_USER_CLOCKING + Include simple transmitter user clocking network in the + Indicate whether the simple, inferred transmitter user clocking network is instantiated within the core, or outside of the core in the example design. Inclusion may simplify transceiver usage, while exclusion allows greater control of the network. + EXAMPLE_DESIGN + + + LOCATE_RX_USER_CLOCKING + Include simple receiver user clocking network in the + Indicate whether the simple, inferred receiver user clocking network is instantiated within the core, or outside of the core in the example design. Inclusion may simplify transceiver usage, while exclusion allows greater control of the network. + EXAMPLE_DESIGN + + + LOCATE_USER_DATA_WIDTH_SIZING + Include user data width sizing in the + Indicate whether the user data width sizing helper block is instantiated within the core, or outside of the core in the example design. Inclusion may simplify transceiver usage, while exclusion may allow greater control. + EXAMPLE_DESIGN + + + ORGANIZE_PORTS_BY + In the example design, organize ports across multiple channels by + If multiple transceivers are used, the example design can organize core ports either by name (iterating through each channel per port) or by channel (iterating through each port per channel) + NAME + + + PRESET + Transceiver configuration preset + You may select a transceiver configuration preset to pre-populate Transceivers Wizard selections with those relevant to a particular protocol or electrical standard + None + + + INTERNAL_PRESET + Transceiver configuration preset + None + + + INTERNAL_PORT_USAGE_UPDATED + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLEMENT_UPDATED + 23 + + + + false + + + + + + INTERNAL_CHANNEL_SITES_UPDATED + 5 + + + + false + + + + + + INTERNAL_CHANNEL_COLUMN_LOC_MAX + 96 + + + + false + + + + + + INTERNAL_RX_COMMA_PRESET_UPDATE + 8 + + + + false + + + + + + INTERNAL_UPDATE_IP_SYMBOL_drpclk_in + true + + + + false + + + + + + SECONDARY_QPLL_ENABLE + Enable secondary QPLL + Enable and configure the QPLL which is not used in this core configuration + false + + + SECONDARY_QPLL_LINE_RATE + Line rate of second core (Gb/s) + Enter the line rate, in Gb/s, for the data direction(s) of the core instance which will be clocked by the secondary QPLL + 10.3125 + + + + false + + + + + + SECONDARY_QPLL_FRACN_NUMERATOR + Fractional part of QPLL feedback divider + For supported transceiver types and line rates, entering the requested reference clock frequency and clicking Calculate above sets this numerator which produces the desired 24-bit fractional part of the secondary QPLL feedback divider as displayed. Note that any subsequent changes to this value affect secondary reference clock options including current selection + 0 + + + + false + + + + + + SECONDARY_QPLL_REFCLK_FREQUENCY + Actual Reference clock frequency (MHz) + Select a reference clock frequency from among those supported for the secondary QPLL at the selected line rate + 257.8125 + + + + false + + + + + + TXPROGDIV_FREQ_ENABLE + Enable selectable TXOUTCLK frequency + Enable selection of the TXOUTCLK frequency when using the TX programmable divider, instead of allowing the Wizard to choose the TXOUTCLK frequency + false + + + TXPROGDIV_FREQ_SOURCE + Programmable divider clock source + Select which PLL source is used to generate the selectable TXOUTCLK frequency + QPLL1 + + + + false + + + + + + TXPROGDIV_FREQ_VAL + TXOUTCLK frequency (MHz) + Select the TXOUTCLK frequency to be generated by the TX programmable divider + 400 + + + + false + + + + + + SATA_TX_BURST_LEN + TX COM sequence burst length + Select the number of bursts that make up a SATA COM sequence + 15 + + + FREERUN_FREQUENCY + Free-running and DRP clock frequency (MHz) + Enter the frequency of the free-running clock used to bring up the core. For configurations which use the CPLL, this clock must also be used for the transceiver channel DRP interface + 100 + + + INCLUDE_CPLL_CAL + 1 + + + USER_GTPOWERGOOD_DELAY_EN + Select 1 to enable powergood delay circuit + 1 + + + DISABLE_LOC_XDC + Select to disable generation of LOC constraints in xdc + 0 + + + ENABLE_COMMON_USRCLK + 0 + + + USB_ENABLE + false + + + PCIE_64BIT + false + + + PCIE_GEN4_EIOS + false + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_TX_RESET_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_TX_ACTIVE_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_TX_SRCCLK_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_TX_USRCLK_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_TX_USRCLK2_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_TX_ACTIVE_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_RX_RESET_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_RX_ACTIVE_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_RX_SRCCLK_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_RX_USRCLK_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_RX_USRCLK2_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_RX_ACTIVE_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_BUFFBYPASS_TX_RESET_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_BUFFBYPASS_TX_START_USER_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_BUFFBYPASS_TX_DONE_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_BUFFBYPASS_TX_ERROR_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_BUFFBYPASS_RX_RESET_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_BUFFBYPASS_RX_START_USER_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_BUFFBYPASS_RX_DONE_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_BUFFBYPASS_RX_ERROR_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_CLK_FREERUN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_ALL_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_TX_PLL_AND_DATAPATH_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_TX_DATAPATH_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_RX_PLL_AND_DATAPATH_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_RX_DATAPATH_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_TX_DONE_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_RX_DONE_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_QPLL0LOCK_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_QPLL1LOCK_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_RX_CDR_STABLE_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_TX_DONE_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_RX_DONE_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_QPLL0RESET_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_QPLL1RESET_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_GTHE3_CPLL_CAL_TXOUTCLK_PERIOD_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_GTHE3_CPLL_CAL_CNT_TOL_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_GTHE3_CPLL_CAL_BUFG_CE_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_GTHE4_CPLL_CAL_TXOUTCLK_PERIOD_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_GTHE4_CPLL_CAL_CNT_TOL_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_GTHE4_CPLL_CAL_BUFG_CE_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_GTYE4_CPLL_CAL_TXOUTCLK_PERIOD_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_GTYE4_CPLL_CAL_CNT_TOL_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_GTYE4_CPLL_CAL_BUFG_CE_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERDATA_TX_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERDATA_RX_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BGBYPASSB_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BGMONITORENB_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BGPDB_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BGRCALOVRD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BGRCALOVRDENB_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPADDR_COMMON_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPCLK_COMMON_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPDI_COMMON_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPEN_COMMON_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPWE_COMMON_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTGREFCLK0_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTGREFCLK1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTNORTHREFCLK00_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTNORTHREFCLK01_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTNORTHREFCLK10_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTNORTHREFCLK11_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTREFCLK00_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTREFCLK01_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTREFCLK10_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTREFCLK11_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTSOUTHREFCLK00_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTSOUTHREFCLK01_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTSOUTHREFCLK10_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTSOUTHREFCLK11_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIERATEQPLL0_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIERATEQPLL1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PMARSVD0_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PMARSVD1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0CLKRSVD0_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0CLKRSVD1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0FBDIV_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0LOCKDETCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0LOCKEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0PD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0REFCLKSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0RESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1CLKRSVD0_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1CLKRSVD1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1FBDIV_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1LOCKDETCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1LOCKEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1PD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1REFCLKSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1RESET_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLLRSVD1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLLRSVD2_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLLRSVD3_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLLRSVD4_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RCALENB_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM0DATA_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM0RESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM0TOGGLE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM0WIDTH_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM1DATA_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM1RESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM1TOGGLE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM1WIDTH_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TCONGPI_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TCONPOWERUP_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TCONRESET_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TCONRSVDIN1_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBCFGSTREAMEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBDO_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBDRDY_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBENABLE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBGPI_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBINTR_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBIOLMBRST_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMBRST_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMDMCAPTURE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMDMDBGRST_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMDMDBGUPDATE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMDMREGEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMDMSHIFT_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMDMSYSRST_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMDMTCK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMDMTDI_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPDO_COMMON_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPRDY_COMMON_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PMARSVDOUT0_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PMARSVDOUT1_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0FBCLKLOST_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0LOCK_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0OUTCLK_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0OUTREFCLK_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0REFCLKLOST_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1FBCLKLOST_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1LOCK_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1OUTCLK_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1OUTREFCLK_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1REFCLKLOST_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLLDMONITOR0_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLLDMONITOR1_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_REFCLKOUTMONITOR0_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_REFCLKOUTMONITOR1_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXRECCLK0_SEL_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXRECCLK1_SEL_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXRECCLK0SEL_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXRECCLK1SEL_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM0FINALOUT_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM0TESTDATA_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM1FINALOUT_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM1TESTDATA_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TCONGPO_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TCONRSVDOUT0_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBDADDR_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBDEN_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBDI_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBDWE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMDMTDO_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBRSVDOUT_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBTXUART_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CDRSTEPDIR_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CDRSTEPSQ_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CDRSTEPSX_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CFGRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CLKRSVD0_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CLKRSVD1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CPLLFREQLOCK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CPLLLOCKDETCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CPLLLOCKEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CPLLPD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CPLLREFCLKSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CPLLRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DMONFIFORESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DMONITORCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPADDR_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPDI_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPRST_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPWE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_ELPCALDVORWREN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_ELPCALPAORWREN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EVODDPHICALDONE_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EVODDPHICALSTART_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EVODDPHIDRDEN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EVODDPHIDWREN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EVODDPHIXRDEN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EVODDPHIXWREN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EYESCANMODE_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EYESCANRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EYESCANTRIGGER_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_FREQOS_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTGREFCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTHRXN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTHRXP_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTNORTHREFCLK0_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTNORTHREFCLK1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTREFCLK0_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTREFCLK1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTRESETSEL_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTRSVD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTRXRESET_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTRXRESETSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTSOUTHREFCLK0_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTSOUTHREFCLK1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTTXRESET_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTTXRESETSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_INCPCTRL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTYRXN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTYRXP_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_LOOPBACK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_LOOPRSVD_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_LPBKRXTXSEREN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_LPBKTXRXSEREN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIEEQRXEQADAPTDONE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIERSTIDLE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIERSTTXSYNCSTART_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIEUSERRATEDONE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCSRSVDIN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCSRSVDIN2_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PMARSVDIN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0CLK_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0FREQLOCK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0REFCLK_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1CLK_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1FREQLOCK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1REFCLK_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RESETOVRD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RSTCLKENTX_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RX8B10BEN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXAFECFOKEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXBUFRESET_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCDRFREQRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCDRHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCDROVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCDRRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCDRRESETRSV_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCHBONDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCHBONDI_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCHBONDLEVEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCHBONDMASTER_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCHBONDSLAVE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCKCALRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCKCALSTART_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCOMMADETEN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEAGCCTRL_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDCCFORCESTART_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEAGCHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEAGCOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFECFOKFCNUM_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFECFOKFEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFECFOKFPULSE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFECFOKHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFECFOKOVREN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEKHHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEKHOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFELFHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFELFOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFELPMRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP10HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP10OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP11HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP11OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP12HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP12OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP13HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP13OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP14HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP14OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP15HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP15OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP2HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP2OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP3HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP3OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP4HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP4OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP5HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP5OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP6HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP6OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP7HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP7OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP8HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP8OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP9HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP9OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEUTHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEUTOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEVPHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEVPOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEVSEN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEXYDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDLYBYPASS_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDLYEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDLYOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDLYSRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXELECIDLEMODE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXEQTRAINING_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXGEARBOXSLIP_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLATCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLPMEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLPMGCHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLPMGCOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLPMHFHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLPMHFOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLPMLFHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLPMLFKLOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLPMOSHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLPMOSOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXMCOMMAALIGNEN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXMONITORSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOOBRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSCALRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTCFG_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTEN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTHOLD_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTOVRDEN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTSTROBE_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTTESTOVRDEN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOUTCLKSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPCOMMAALIGNEN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPCSRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPHALIGN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPHALIGNEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPHDLYPD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPHDLYRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPHOVRDEN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPLLCLKSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPMARESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPOLARITY_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPRBSCNTRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPRBSSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPROGDIVRESET_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXQPIEN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXRATE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXRATEMODE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSLIDE_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSLIPOUTCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSLIPPMA_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSYNCALLIN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSYNCIN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSYNCMODE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSYSCLKSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXTERMINATION_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXUSERRDY_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXUSRCLK_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXUSRCLK2_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SIGVALIDCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TSTIN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TX8B10BBYPASS_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TX8B10BEN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXBUFDIFFCTRL_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXCOMINIT_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXCOMSAS_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXCOMWAKE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXCTRL0_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXCTRL1_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXCTRL2_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDATA_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDATAEXTENDRSVD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDCCFORCESTART_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDCCRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDEEMPH_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDETECTRX_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDIFFCTRL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDIFFPD_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDLYBYPASS_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDLYEN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDLYHOLD_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDLYOVRDEN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDLYSRESET_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDLYUPDOWN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXELECIDLE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXELFORCESTART_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXHEADER_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXINHIBIT_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXLATCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXLFPSTRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXLFPSU2LPEXIT_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXLFPSU3WAKE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXMAINCURSOR_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXMARGIN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXMUXDCDEXHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXMUXDCDORWREN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXONESZEROS_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXOUTCLKSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPCSRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPDELECIDLEMODE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPHALIGN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPHALIGNEN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPHDLYPD_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPHDLYRESET_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPHDLYTSTCLK_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPHINIT_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPHOVRDEN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPIPPMEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPIPPMOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPIPPMPD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPIPPMSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPIPPMSTEPSIZE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPISOPD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPLLCLKSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPMARESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPOLARITY_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPOSTCURSOR_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPOSTCURSORINV_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPRBSFORCEERR_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPRBSSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPRECURSOR_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPRECURSORINV_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPROGDIVRESET_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXQPIBIASEN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXQPISTRONGPDOWN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXQPIWEAKPUP_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXRATE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXRATEMODE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXSEQUENCE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXSWING_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXSYNCALLIN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXSYNCIN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXSYNCMODE_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXSYSCLKSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXUSERRDY_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXUSRCLK_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXUSRCLK2_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BUFGTCE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BUFGTCEMASK_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BUFGTDIV_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BUFGTRESET_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BUFGTRSTMASK_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CPLLFBCLKLOST_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CPLLLOCK_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CPLLREFCLKLOST_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DMONITOROUT_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DMONITOROUTCLK_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPDO_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPRDY_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EYESCANDATAERROR_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTHTXN_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTHTXP_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTPOWERGOOD_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTREFCLKMONITOR_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTYTXN_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTYTXP_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIERATEGEN3_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIERATEIDLE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIERATEQPLLPD_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIERATEQPLLRESET_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIESYNCTXSYNCDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIEUSERGEN3RDY_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIEUSERPHYSTATUSRST_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIEUSERRATESTART_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCSRSVDOUT_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PHYSTATUS_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PINRSRVDAS_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_POWERPRESENT_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RESETEXCEPTION_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXBUFSTATUS_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXBYTEISALIGNED_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXBYTEREALIGN_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCDRLOCK_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCDRPHDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCHANBONDSEQ_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCHANISALIGNED_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCHANREALIGN_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCHBONDO_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCKCALDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCLKCORCNT_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCOMINITDET_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCOMMADET_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCOMSASDET_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCOMWAKEDET_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCTRL0_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCTRL1_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCTRL2_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCTRL3_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDATA_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDATAEXTENDRSVD_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDATAVALID_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDLYSRESETDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXELECIDLE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXHEADER_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXHEADERVALID_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLFPSTRESETDET_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLFPSU2LPEXITDET_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLFPSU3WAKEDET_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXMONITOROUT_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTSTARTED_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTSTROBEDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTSTROBESTARTED_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOUTCLK_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOUTCLKFABRIC_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOUTCLKPCS_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPHALIGNDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPHALIGNERR_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPMARESETDONE_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPRBSERR_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPRBSLOCKED_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPRGDIVRESETDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXQPISENN_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXQPISENP_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXRATEDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXRECCLKOUT_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXRESETDONE_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSLIDERDY_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSLIPDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSLIPOUTCLKRDY_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSLIPPMARDY_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSTARTOFSEQ_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSTATUS_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSYNCDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSYNCOUT_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXVALID_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXBUFSTATUS_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXCOMFINISH_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDCCDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDLYSRESETDONE_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXOUTCLK_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXOUTCLKFABRIC_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXOUTCLKPCS_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPHALIGNDONE_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPHINITDONE_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPMARESETDONE_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPRGDIVRESETDONE_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXQPISENN_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXQPISENP_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXRATEDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXRESETDONE_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXSYNCDONE_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXSYNCOUT_OUT + 1 + + + + false + + + + + + Component_Name + xdma_pcie4c_ip_gt + + + + + UltraScale FPGAs Transceivers Wizard + 9 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2020.2 + + + + + + + diff --git a/projects/U50-HBM/U50-HBM.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4c_ip.xci b/projects/U50-HBM/U50-HBM.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4c_ip.xci new file mode 100644 index 0000000..de9cbe0 --- /dev/null +++ b/projects/U50-HBM/U50-HBM.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4c_ip.xci @@ -0,0 +1,1642 @@ + + + xilinx.com + xci + unknown + 1.0 + + + xdma_pcie4c_ip + + + + + + 0 + 0 + 0.000 + + + + 0 + 0 + 0.000 + + + + 0 + 0 + 0.000 + + + + 100000000 + 0 + 0 + 0.000 + + + + 100000000 + 0 + 0 + 0.000 + + 0 + 0 + 0.000 + + 0 + 0 + 0.000 + + NONE + 100000000 + 0.000 + + NONE + 100000000 + 0.000 + + 100000000 + 1 + 1 + 1 + 0 + 0 + undef + 0.000 + 32 + 0 + 0 + 88 + + 100000000 + 1 + 1 + 1 + 0 + 0 + undef + 0.000 + 32 + 0 + 0 + 75 + 0 + ACTIVE_LOW + 0 + 0 + + 100000000 + 1 + 1 + 1 + 0 + 0 + undef + 0.000 + 32 + 0 + 0 + 33 + + 100000000 + 1 + 1 + 1 + 0 + 0 + undef + 0.000 + 32 + 0 + 0 + 62 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + 0x000 + FALSE + FALSE + 0 + 33 + 88 + 256 + 75 + 62 + 0x08 + 0x08 + FALSE + 0x1 + 0x1 + TRUE + FALSE + 0x20000 + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + 0x0 + TRUE + 0x0 + FALSE + FALSE + 256 + 47 + 256 + 47 + FALSE + FALSE + FALSE + FALSE + FALSE + 0x1E2C + TRUE + FALSE + TRUE + TRUE + TRUE + TRUE + TRUE + FALSE + TRUE + 2 + FALSE + FALSE + FALSE + 0 + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + 1 + TRUE + 2 + 1 + 0 + GTY + ADD-IN_CARD + 1 + FALSE + FALSE + FALSE + 27 + 3 + 0x000 + NONE + 0x00000000 + FALSE + TRUE + 32 + None + FALSE + FALSE + NONE + FALSE + 0x000 + TRUE + FALSE + 0x1C0 + 0x1C0 + 0x00 + 0x00 + 0x000 + FALSE + 0x009 + 0x4 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x40 + 0x070001 + 0x9038 + FALSE + FALSE + FALSE + FALSE + TRUE + FALSE + 0x3 + 0x1C0 + 0x000 + FALSE + 0x1 + 0 + TRUE + 0x70 + 0 + 0x00000000 + 0 + 0x00000000 + 0x000 + 0 + 0x70 + FALSE + 0x000 + 0x48 + FALSE + FALSE + FALSE + FALSE + 0x000 + FALSE + 0x00000000 + 0x0 + 0x7 + 0x7 + 0x7 + 0x7 + 0x7 + 0x0000fff0 + 0x0000 + 0x00000000 + 0x0000 + 0x00000000 + 0x0000 + 0x00000000 + 0x0000 + 0x00000000 + 0x0000 + 0x00000000 + 0x0000 + 0x1 + 0x00 + 0x1F0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x0000 + 0x1F0 + 0x0000 + 0x1 + 0x0000 + 0x0000 + 0x00000553 + 0x0000 + 0x0007 + 0x10EE + TRUE + FALSE + FALSE + 0x000 + 0x0 + 0x0 + 0x000 + 0x1 + 0x0 + 0x31 + TRUE + 0x000 + FALSE + 0x10EE + 0x000 + 0x000 + 0x00 + 0x00 + 0x000 + FALSE + 0x009 + 0x4 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x40 + 0x058000 + 0x9011 + 0x3 + 0x000 + 0x000 + FALSE + 0x0 + 0x70 + 0 + 0x00000000 + 0 + 0x00000000 + 0x000 + 0 + 0x70 + FALSE + 0x000 + 0x70 + 0x000 + FALSE + 0x00000000 + 0x0 + 0x7 + 0x7 + 0x7 + 0x7 + 0x7 + 0x0000fff0 + 0x0000 + 0x00000000 + 0x0000 + 0x00000000 + 0x0000 + 0x00000000 + 0x0000 + 0x00000000 + 0x0000 + 0x00000000 + 0x0000 + 0x1 + 0x00 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x0000 + 0x000 + 0x0000 + 0x1 + 0x0000 + 0x0001 + 0x00000553 + 0x0000 + 0x0007 + 0x000 + 0x0 + 0x000 + 0x000 + 0x00 + 0x00 + 0x000 + FALSE + 0x009 + 0x4 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x40 + 0x058000 + 0x9438 + 0x3 + 0x000 + 0x000 + FALSE + 0x0 + 0x70 + 0 + 0x00000000 + 0 + 0x00000000 + 0x000 + 0 + 0x70 + FALSE + 0x000 + 0x70 + 0x000 + FALSE + 0x00000000 + 0x0 + 0x7 + 0x7 + 0x7 + 0x7 + 0x7 + 0x0000fff0 + 0x0000 + 0x00000000 + 0x0000 + 0x00000000 + 0x0000 + 0x00000000 + 0x0000 + 0x00000000 + 0x0000 + 0x00000000 + 0x0000 + 0x1 + 0x00 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x0000 + 0x000 + 0x0000 + 0x1 + 0x0000 + 0x0002 + 0x00000553 + 0x0000 + 0x0007 + 0x000 + 0x0 + 0x000 + 0x000 + 0x00 + 0x00 + 0x000 + FALSE + 0x009 + 0x4 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x40 + 0x058000 + 0x9638 + 0x3 + 0x000 + 0x000 + FALSE + 0x0 + 0x70 + 0 + 0x00000000 + 0 + 0x00000000 + 0x000 + 0 + 0x70 + FALSE + 0x000 + 0x70 + 0x000 + FALSE + 0x00000000 + 0x0 + 0x7 + 0x7 + 0x7 + 0x7 + 0x7 + 0x0000fff0 + 0x0000 + 0x00000000 + 0x0000 + 0x00000000 + 0x0000 + 0x00000000 + 0x0000 + 0x00000000 + 0x0000 + 0x00000000 + 0x0000 + 0x1 + 0x00 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x0000 + 0x000 + 0x0000 + 0x1 + 0x0000 + 0x0003 + 0x00000553 + 0x0000 + 0x0007 + 0x000 + 0x0 + 4 + 0 + FALSE + FALSE + 2 + FALSE + TRUE + TRUE + FALSE + 4 + 8 + TRUE + 0x0000 + FALSE + FALSE + 0x000 + FALSE + TRUE + GTY_Quad_227 + 1 + 0x00000000 + 252 + 0x1 + FALSE + 0 + FALSE + FALSE + 0x2 + 0x000 + 0x000 + 0x00 + 0x00 + 0x004 + 0x000 + 0x20 + 0x01 + 0x3E0 + 0x1C0 + 0x20 + 0x40 + 0x02 + 0x04 + FALSE + FALSE + 0 + FALSE + X8G3 + FALSE + TRUE + X1Y15 + FALSE + 0x70 + 0x000 + 0x000 + 0x000 + 0x000 + 0x00 + 0x000 + FALSE + 0 + 0x00000000 + 0 + 0x00000000 + 0x000 + 0x00 + 0x000 + FALSE + 0 + 0x00000000 + 0 + 0x00000000 + 0x000 + 0x00 + 0x000 + FALSE + 0 + 0x00000000 + 0 + 0x00000000 + 0x000 + 0x00 + 0x000 + FALSE + 0 + 0x00000000 + 0 + 0x00000000 + 0x000 + FALSE + X1Y15 + X1Y15 X1Y14 + X1Y15 X1Y14 X1Y13 X1Y12 + X1Y15 X1Y14 X1Y13 X1Y12 X1Y11 X1Y10 X1Y9 X1Y8 + X1Y15 X1Y14 X1Y13 X1Y12 X1Y11 X1Y10 X1Y9 X1Y8 X1Y7 X1Y6 X1Y5 X1Y4 X1Y3 X1Y2 X1Y1 X1Y0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 6 + Beta + AU50 + true + true + true + true + true + true + true + true + Address_Aligned + false + false + false + true + false + true + DWORD_Aligned + xdma_pcie4c_ip + GTY + 15 + GTHE4_CHANNEL_X49Y99 + None + Custom + false + 070001 + 9038 + false + false + false + false + false + INTA + true + BAR_0 + 00000000 + BAR_0 + 00000000 + 000 + 1_vector + false + false + false + false + 00 + 0 + 0 + 0000 + 00000553 + 0000 + 0007 + 10EE + false + 058000 + 9011 + NONE + BAR_0 + 00000000 + BAR_0 + 00000000 + 000 + 1_vector + 00 + 0 + 1 + 0 + 0001 + 00000553 + 0000 + 0007 + 10EE + false + 058000 + 9438 + NONE + BAR_0 + 00000000 + BAR_0 + 00000000 + 000 + 1_vector + 00 + 0 + 1 + 0 + 0002 + 00000553 + 0000 + 0007 + 10EE + false + 058000 + 9638 + NONE + BAR_0 + 00000000 + BAR_0 + 00000000 + 000 + 1_vector + 00 + 0 + 1 + 0 + 0003 + 00000553 + 0000 + 0007 + 10EE + false + 4 + true + 8.0_GT/s + X8 + 100_MHz + 0 + 0 + false + false + 4 + Custom + 1 + 1 + X1Y15 + 00000000 + 00000000 + 0 + 00000000 + 00000000 + 0 + 00000000 + 00000000 + 0 + 00000000 + 00000000 + 0 + X1Y15 + X1Y15 X1Y14 + X1Y15 X1Y14 X1Y13 X1Y12 + X1Y15 X1Y14 X1Y13 X1Y12 X1Y11 X1Y10 X1Y9 X1Y8 + X1Y15 X1Y14 X1Y13 X1Y12 X1Y11 X1Y10 X1Y9 X1Y8 X1Y7 X1Y6 X1Y5 X1Y4 X1Y3 X1Y2 X1Y1 X1Y0 + false + DWORD_Aligned + No_ASPM + 0 + 250 + true + 20000 + true + 256_bit + false + false + true + false + true + true + true + true + true + false + false + false + false + false + false + false + false + true + true + 500 + false + false + false + false + PCI_Express_Endpoint_device + false + false + false + false + true + false + false + false + false + false + false + false + false + false + false + false + false + false + False + FALSE + 0000 + FALSE + false + true + false + false + false + false + false + false + false + false + false + false + false + false + false + true + 100_MHz + true + false + true + false + false + false + false + false + false + false + false + false + false + false + false + false + Internal + 2 + 1 + Add-in_Card + false + false + false + false + None + 00000000 + Advanced + HARD + X1Y0 + FALSE + true + Extreme + true + false + false + false + true + 0 + false + Kilobytes + 64 + Memory + false + false + 7 + false + Kilobytes + 128 + N/A + false + false + 7 + false + Kilobytes + 128 + N/A + false + false + 7 + false + Kilobytes + 128 + N/A + false + false + 7 + false + Kilobytes + 128 + N/A + false + 7 + false + Kilobytes + 128 + N/A + Simple_communication_controllers + 07 + 01 + 00 + 1024_bytes + false + false + Kilobytes + 2 + true + false + false + 0x00000000fff0 + 0x000000000000 + 0x000000000000 + 0x000000000000 + 0x000000000000 + 0x000000000000 + 1 + false + true + false + Kilobytes + 2 + Memory + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + Kilobytes + 2 + N/A + 1 + 16450_compatible_serial_controller + false + true + false + true + 0 + false + Kilobytes + 64 + Memory + false + false + 7 + false + Kilobytes + 128 + N/A + false + false + 7 + false + Kilobytes + 128 + N/A + false + false + 7 + false + Kilobytes + 128 + N/A + false + false + 7 + false + Kilobytes + 128 + N/A + false + 7 + false + Kilobytes + 128 + N/A + Memory_controller + 05 + 00 + 80 + false + Kilobytes + 2 + false + false + 0x00000000fff0 + 0x000000000000 + 0x000000000000 + 0x000000000000 + 0x000000000000 + 0x000000000000 + 1 + false + true + false + Kilobytes + 2 + Memory + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + Kilobytes + 2 + N/A + Other_memory_controller + 10EE + false + true + 0 + false + Kilobytes + 64 + Memory + false + false + 7 + false + Kilobytes + 128 + N/A + false + false + 7 + false + Kilobytes + 128 + N/A + false + false + 7 + false + Kilobytes + 128 + N/A + false + false + 7 + false + Kilobytes + 128 + N/A + false + 7 + false + Kilobytes + 128 + N/A + Memory_controller + 05 + 00 + 80 + false + Kilobytes + 2 + false + false + 0x00000000fff0 + 0x000000000000 + 0x000000000000 + 0x000000000000 + 0x000000000000 + 0x000000000000 + 1 + false + true + false + Kilobytes + 2 + Memory + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + Kilobytes + 2 + N/A + Other_memory_controller + 10EE + false + true + 0 + false + Kilobytes + 64 + Memory + false + false + 7 + false + Kilobytes + 128 + N/A + false + false + 7 + false + Kilobytes + 128 + N/A + false + false + 7 + false + Kilobytes + 128 + N/A + false + false + 7 + false + Kilobytes + 128 + N/A + false + 7 + false + Kilobytes + 128 + N/A + Memory_controller + 05 + 00 + 80 + false + Kilobytes + 2 + false + false + 0x00000000fff0 + 0x000000000000 + 0x000000000000 + 0x000000000000 + 0x000000000000 + 0x000000000000 + 1 + false + true + false + Kilobytes + 2 + Memory + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + Kilobytes + 2 + N/A + Other_memory_controller + 10EE + false + QPLL1 + false + false + true + false + GTY_Quad_227 + false + false + ACTIVE_LOW + sample_smoke_test0 + false + 15 + 15 + false + false + X8G3 + false + true + Enabled + 64bit_Enabled + false + false + 10EE + false + AU50 + virtexuplusHBM + xilinx.com:au50:part0:1.3 + + xcu50 + fsvh2104 + VERILOG + + MIXED + -2 + + E + TRUE + TRUE + IP_Flow + 10 + TRUE + . + + . + 2020.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/U50-HBM/U50-HBM.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4c_ip.xml b/projects/U50-HBM/U50-HBM.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4c_ip.xml new file mode 100644 index 0000000..2549a03 --- /dev/null +++ b/projects/U50-HBM/U50-HBM.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4c_ip.xml @@ -0,0 +1,31789 @@ + + + xilinx.com + customized_ip + xdma_pcie4c_ip + 1.0 + + + m_axis_cq + m_axis_cq + The Completer Request interface is used to transmit Completion TLP's to the Client Application + + + + + + + TDATA + + + m_axis_cq_tdata + + + + + TKEEP + + + m_axis_cq_tkeep + + + + + TLAST + + + m_axis_cq_tlast + + + + + TREADY + + + m_axis_cq_tready + + + + + TUSER + + + m_axis_cq_tuser + + + + + TVALID + + + m_axis_cq_tvalid + + + + + + TDATA_NUM_BYTES + 32 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 88 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 1 + + + none + + + + + HAS_TLAST + 1 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + s_axis_cc + s_axis_cc + The Completer Completion Interface is used to transmit Completion TLP's + + + + + + + TDATA + + + s_axis_cc_tdata + + + + + TKEEP + + + s_axis_cc_tkeep + + + + + TLAST + + + s_axis_cc_tlast + + + + + TREADY + + + s_axis_cc_tready + + + + + TUSER + + + s_axis_cc_tuser + + + + + TVALID + + + s_axis_cc_tvalid + + + + + + TDATA_NUM_BYTES + 32 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 33 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 1 + + + none + + + + + HAS_TLAST + 1 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + s_axis_rq + s_axis_rq + The Requestor Request interface received requests TLP's from the Client Application + + + + + + + TDATA + + + s_axis_rq_tdata + + + + + TKEEP + + + s_axis_rq_tkeep + + + + + TLAST + + + s_axis_rq_tlast + + + + + TREADY + + + s_axis_rq_tready + + + + + TUSER + + + s_axis_rq_tuser + + + + + TVALID + + + s_axis_rq_tvalid + + + + + + TDATA_NUM_BYTES + 32 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 62 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 1 + + + none + + + + + HAS_TLAST + 1 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + m_axis_rc + m_axis_rc + The Requestor Completer interface transmits completions to the client application + + + + + + + TDATA + + + m_axis_rc_tdata + + + + + TKEEP + + + m_axis_rc_tkeep + + + + + TLAST + + + m_axis_rc_tlast + + + + + TREADY + + + m_axis_rc_tready + + + + + TUSER + + + m_axis_rc_tuser + + + + + TVALID + + + m_axis_rc_tvalid + + + + + + TDATA_NUM_BYTES + 32 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 75 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 1 + + + none + + + + + HAS_TLAST + 1 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + cxs_tx + + + + + + + ACTIVE_ACK + + + cxs0_active_ack_tx + + + + + ACTIVE_REQ + + + cxs0_active_req_tx + + + + + CNTL + + + cxs0_cntl_tx + + + + + CNTL_CHK + + + cxs0_cntl_chk_tx + + + + + CRDGNT + + + cxs0_crdgnt_tx + + + + + CRDGNT_CHK + + + cxs0_crdgnt_chk_tx + + + + + CRDRTN + + + cxs0_crdrtn_tx + + + + + CRDRTN_CHK + + + cxs0_crdrtn_chk_tx + + + + + DATA + + + cxs0_data_tx + + + + + DATA_CHK + + + cxs0_data_chk_tx + + + + + DEACT_HINT + + + cxs0_deact_hint_tx + + + + + VALID + + + cxs0_valid_tx + + + + + VALID_CHK + + + cxs0_valid_chk_tx + + + + + + DATA_FLIT_WIDTH + 256 + + + MAX_PKT_PER_FLIT + 2 + + + DATACHECK + NONE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + + false + + + + + + cxs_rx + + + + + + + ACTIVE_ACK + + + cxs0_active_ack_rx + + + + + ACTIVE_REQ + + + cxs0_active_req_rx + + + + + CNTL + + + cxs0_cntl_rx + + + + + CNTL_CHK + + + cxs0_cntl_chk_rx + + + + + CRDGNT + + + cxs0_crdgnt_rx + + + + + CRDGNT_CHK + + + cxs0_crdgnt_chk_rx + + + + + CRDRTN + + + cxs0_crdrtn_rx + + + + + CRDRTN_CHK + + + cxs0_crdrtn_chk_rx + + + + + DATA + + + cxs0_data_rx + + + + + DATA_CHK + + + cxs0_data_chk_rx + + + + + DEACT_HINT + + + cxs0_deact_hint_rx + + + + + VALID + + + cxs0_valid_rx + + + + + VALID_CHK + + + cxs0_valid_chk_rx + + + + + + DATA_FLIT_WIDTH + 256 + + + MAX_PKT_PER_FLIT + 2 + + + DATACHECK + NONE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + + false + + + + + + CLK.s_aclk + CLK.s_aclk + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + S_AXI_DVSEC + + + FREQ_HZ + 250000000 + + + ASSOCIATED_RESET + s_aresetn + + + FREQ_TOLERANCE_HZ + 0 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + RST.s_aresetn + RST.s_aresetn + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + S_AXI_DVSEC + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARCACHE + + + s_axi_arcache + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARLOCK + + + s_axi_arlock + + + + + ARPROT + + + s_axi_arprot + + + + + ARQOS + + + s_axi_arqos + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARUSER + + + s_axi_aruser + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWCACHE + + + s_axi_awcache + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWLOCK + + + s_axi_awlock + + + + + AWPROT + + + s_axi_awprot + + + + + AWQOS + + + s_axi_awqos + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWUSER + + + s_axi_awuser + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + RST.sys_rst + RST.sys_rst + sys_rst interface + + + + + + + RST + + + sys_reset + + + + + + BOARD.ASSOCIATED_PARAM + SYS_RST_N_BOARD_INTERFACE + + + + required + + + + + + TYPE + PCIE_PERST + + + POLARITY + ACTIVE_LOW + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + pcie4_mgt + pcie_7x_mgt + PCIExpress Serial Link Interface + + + + + + + rxn + + + pci_exp_rxn + + + + + rxp + + + pci_exp_rxp + + + + + txn + + + pci_exp_txn + + + + + txp + + + pci_exp_txp + + + + + + BOARD.ASSOCIATED_PARAM + PCIE_BOARD_INTERFACE + + + + required + + + + + + + + + true + + + + + + pcie4_cfg_fc + pcie_cfg_fc + Configuration Flow Control INTERFACE + + + + + + + CPLD + + + cfg_fc_cpld + + + + + CPLH + + + cfg_fc_cplh + + + + + NPD + + + cfg_fc_npd + + + + + NPH + + + cfg_fc_nph + + + + + PD + + + cfg_fc_pd + + + + + PH + + + cfg_fc_ph + + + + + SEL + + + cfg_fc_sel + + + + + + + true + + + + + + pcie4_cfg_mgmt + pcie4_cfg_mgmt + PCIE Configuration Management Interface + + + + + + + ADDR + + + cfg_mgmt_addr + + + + + BYTE_EN + + + cfg_mgmt_byte_enable + + + + + DEBUG_ACCESS + + + cfg_mgmt_debug_access + + + + + FUNCTION_NUMBER + + + cfg_mgmt_function_number + + + + + READ_DATA + + + cfg_mgmt_read_data + + + + + READ_EN + + + cfg_mgmt_read + + + + + READ_WRITE_DONE + + + cfg_mgmt_read_write_done + + + + + WRITE_DATA + + + cfg_mgmt_write_data + + + + + WRITE_EN + + + cfg_mgmt_write + + + + + + + true + + + + + + pcie4_cfg_mgmt_if + pcie4_cfg_mgmt + PCIE Configuration Management Interface + + + + + + + ADDR + + + cfg_mgmt_addr + + + + + BYTE_EN + + + cfg_mgmt_byte_enable + + + + + DEBUG_ACCESS + + + cfg_mgmt_debug_access + + + + + FUNCTION_NUMBER + + + cfg_mgmt_function_number + + + + + READ_DATA + + + cfg_mgmt_read_data + + + + + READ_EN + + + cfg_mgmt_read + + + + + READ_WRITE_DONE + + + cfg_mgmt_read_write_done + + + + + WRITE_DATA + + + cfg_mgmt_write_data + + + + + WRITE_EN + + + cfg_mgmt_write + + + + + + + false + + + + + + pcie4_cfg_pm + pcie4_cfg_pm + PCIE4 Power Management Interface + + + + + + + pm_aspm_l1entry_reject + + + cfg_pm_aspm_l1_entry_reject + + + + + pm_aspm_tx_l0s_entry_disable + + + cfg_pm_aspm_tx_l0s_entry_disable + + + + + + + true + + + + + + pcie4_cfg_msi + pcie4_cfg_msi + PCIE MSI interrupt + + + + + + + attr + + + cfg_interrupt_msi_attr + + + + + data + + + cfg_interrupt_msi_data + + + + + enable + + + cfg_interrupt_msi_enable + + + + + fail + + + cfg_interrupt_msi_fail + + + + + function_number + + + cfg_interrupt_msi_function_number + + + + + int_vector + + + cfg_interrupt_msi_int + + + + + mask_update + + + cfg_interrupt_msi_mask_update + + + + + mmenable + + + cfg_interrupt_msi_mmenable + + + + + pending_status + + + cfg_interrupt_msi_pending_status + + + + + pending_status_data_enable + + + cfg_interrupt_msi_pending_status_data_enable + + + + + pending_status_function_num + + + cfg_interrupt_msi_pending_status_function_num + + + + + select + + + cfg_interrupt_msi_select + + + + + sent + + + cfg_interrupt_msi_sent + + + + + tph_present + + + cfg_interrupt_msi_tph_present + + + + + tph_st_tag + + + cfg_interrupt_msi_tph_st_tag + + + + + tph_type + + + cfg_interrupt_msi_tph_type + + + + + + + true + + + + + + pcie4_cfg_msix_internal + pcie4_cfg_msix_internal + PCIE MSIx Int Interrupt + + + + + + + attr + + + cfg_interrupt_msi_attr + + + + + enable + + + cfg_interrupt_msix_enable + + + + + fail + + + cfg_interrupt_msi_fail + + + + + function_number + + + cfg_interrupt_msi_function_number + + + + + int_vector + + + cfg_interrupt_msix_int + + + + + mask + + + cfg_interrupt_msix_mask + + + + + mint_vector + + + cfg_interrupt_msi_int + + + + + sent + + + cfg_interrupt_msi_sent + + + + + tph_present + + + cfg_interrupt_msi_tph_present + + + + + tph_st_tag + + + cfg_interrupt_msi_tph_st_tag + + + + + tph_type + + + cfg_interrupt_msi_tph_type + + + + + vec_pending + + + cfg_interrupt_msix_vec_pending + + + + + vec_pending_status + + + cfg_interrupt_msix_vec_pending_status + + + + + vf_enable + + + cfg_interrupt_msix_vf_enable + + + + + vf_mask + + + cfg_interrupt_msix_vf_mask + + + + + + + false + + + + + + pcie4_cfg_msix_internal_if + pcie4_cfg_msix_internal + PCIE MSIx Int Interrupt + + + + + + + attr + + + cfg_interrupt_msi_attr + + + + + enable + + + cfg_interrupt_msix_enable + + + + + fail + + + cfg_interrupt_msi_fail + + + + + function_number + + + cfg_interrupt_msi_function_number + + + + + int_vector + + + cfg_interrupt_msix_int + + + + + mask + + + cfg_interrupt_msix_mask + + + + + mint_vector + + + cfg_interrupt_msi_int + + + + + sent + + + cfg_interrupt_msi_sent + + + + + tph_present + + + cfg_interrupt_msi_tph_present + + + + + tph_st_tag + + + cfg_interrupt_msi_tph_st_tag + + + + + tph_type + + + cfg_interrupt_msi_tph_type + + + + + vec_pending + + + cfg_interrupt_msix_vec_pending + + + + + vec_pending_status + + + cfg_interrupt_msix_vec_pending_status + + + + + vf_enable + + + cfg_interrupt_msix_vf_enable + + + + + vf_mask + + + cfg_interrupt_msix_vf_mask + + + + + + + false + + + + + + pcie4_cfg_external_msix + pcie4_cfg_external_msix_without_msi + PCIE MSI-X Interrupt + + + + + + + address + + + cfg_interrupt_msix_address + + + + + data + + + cfg_interrupt_msix_data + + + + + enable + + + cfg_interrupt_msix_enable + + + + + fail + + + cfg_interrupt_msi_fail + + + + + function_number + + + cfg_interrupt_msi_function_number + + + + + int_vector + + + cfg_interrupt_msix_int + + + + + mask + + + cfg_interrupt_msix_mask + + + + + sent + + + cfg_interrupt_msi_sent + + + + + vec_pending + + + cfg_interrupt_msix_vec_pending + + + + + vec_pending_status + + + cfg_interrupt_msix_vec_pending_status + + + + + vf_enable + + + cfg_interrupt_msix_vf_enable + + + + + vf_mask + + + cfg_interrupt_msix_vf_mask + + + + + + + false + + + + + + pcie4_cfg_external_msix_without_msi_if + pcie4_cfg_external_msix_without_msi + PCIE MSI-X Interrupt + + + + + + + address + + + cfg_interrupt_msix_address + + + + + data + + + cfg_interrupt_msix_data + + + + + enable + + + cfg_interrupt_msix_enable + + + + + fail + + + cfg_interrupt_msi_fail + + + + + function_number + + + cfg_interrupt_msi_function_number + + + + + int_vector + + + cfg_interrupt_msix_int + + + + + mask + + + cfg_interrupt_msix_mask + + + + + sent + + + cfg_interrupt_msi_sent + + + + + vec_pending + + + cfg_interrupt_msix_vec_pending + + + + + vec_pending_status + + + cfg_interrupt_msix_vec_pending_status + + + + + vf_enable + + + cfg_interrupt_msix_vf_enable + + + + + vf_mask + + + cfg_interrupt_msix_vf_mask + + + + + + + false + + + + + + pcie4_cfg_msix_external + pcie4_cfg_external_msix_with_msi + PCIE MSI-X Interrupt + + + + + + + address + + + cfg_interrupt_msix_address + + + + + data + + + cfg_interrupt_msix_data + + + + + enable + + + cfg_interrupt_msix_enable + + + + + int_vector + + + cfg_interrupt_msix_int + + + + + mask + + + cfg_interrupt_msix_mask + + + + + vec_pending + + + cfg_interrupt_msix_vec_pending + + + + + vec_pending_status + + + cfg_interrupt_msix_vec_pending_status + + + + + vf_enable + + + cfg_interrupt_msix_vf_enable + + + + + vf_mask + + + cfg_interrupt_msix_vf_mask + + + + + + + false + + + + + + pcie4_cfg_external_msix_with_msi_if + pcie4_cfg_external_msix_with_msi + PCIE MSI-X Interrupt + + + + + + + address + + + cfg_interrupt_msix_address + + + + + data + + + cfg_interrupt_msix_data + + + + + enable + + + cfg_interrupt_msix_enable + + + + + int_vector + + + cfg_interrupt_msix_int + + + + + mask + + + cfg_interrupt_msix_mask + + + + + vec_pending + + + cfg_interrupt_msix_vec_pending + + + + + vec_pending_status + + + cfg_interrupt_msix_vec_pending_status + + + + + vf_enable + + + cfg_interrupt_msix_vf_enable + + + + + vf_mask + + + cfg_interrupt_msix_vf_mask + + + + + + + false + + + + + + pcie4_cfg_interrupt + pcie4_cfg_interrupt + PCIE Legacy Interrupt + + + + + + + INTx_VECTOR + + + cfg_interrupt_int + + + + + PENDING + + + cfg_interrupt_pending + + + + + SENT + + + cfg_interrupt_sent + + + + + + pcie4_cfg_ext + pcie4_cfg_ext + Configuration Extend Interface + + + + + + + function_number + + + cfg_ext_function_number + + + + + read_data + + + cfg_ext_read_data + + + + + read_data_valid + + + cfg_ext_read_data_valid + + + + + read_received + + + cfg_ext_read_received + + + + + register_number + + + cfg_ext_register_number + + + + + write_byte_enable + + + cfg_ext_write_byte_enable + + + + + write_data + + + cfg_ext_write_data + + + + + write_received + + + cfg_ext_write_received + + + + + + + false + + + + + + pcie4_rbar + pcie4_rbar + Resizable bar Interface + + + + + + + bar_size + + + rbar_bar_size + + + + + function_number + + + rbar_function_number + + + + + write_enable_bar0 + + + rbar_write_enable_bar0 + + + + + write_enable_bar1 + + + rbar_write_enable_bar1 + + + + + write_enable_bar2 + + + rbar_write_enable_bar2 + + + + + write_enable_bar3 + + + rbar_write_enable_bar3 + + + + + write_enable_bar4 + + + rbar_write_enable_bar4 + + + + + write_enable_bar5 + + + rbar_write_enable_bar5 + + + + + + + false + + + + + + pcie4_cfg_mesg_tx + pcie4_cfg_mesg_tx + Configuration Transmit Message Interface + + + + + + + TRANSMIT + + + cfg_msg_transmit + + + + + TRANSMIT_DATA + + + cfg_msg_transmit_data + + + + + TRANSMIT_DONE + + + cfg_msg_transmit_done + + + + + TRANSMIT_TYPE + + + cfg_msg_transmit_type + + + + + + + true + + + + + + pcie4_cfg_mesg_rcvd + pcie4_cfg_mesg_rcvd + Configuration Received Message Interface + + + + + + + recd + + + cfg_msg_received + + + + + recd_data + + + cfg_msg_received_data + + + + + recd_type + + + cfg_msg_received_type + + + + + + + true + + + + + + pcie4_cfg_control + pcie4_cfg_control + It allows a broad range of information exchange between user application and the core + + + + + + + bus_number + + + cfg_bus_number + + + + + config_space_enable + + + cfg_config_space_enable + + + + + ds_bus_number + + + cfg_ds_bus_number + + + + + ds_device_number + + + cfg_ds_device_number + + + + + ds_port_number + + + cfg_ds_port_number + + + + + dsn + + + cfg_dsn + + + + + err_cor_in + + + cfg_err_cor_in + + + + + err_uncor_in + + + cfg_err_uncor_in + + + + + flr_done + + + cfg_flr_done + + + + + flr_in_process + + + cfg_flr_in_process + + + + + hot_reset_in + + + cfg_hot_reset_in + + + + + hot_reset_out + + + cfg_hot_reset_out + + + + + link_training_enable + + + cfg_link_training_enable + + + + + power_state_change_ack + + + cfg_power_state_change_ack + + + + + power_state_change_interrupt + + + cfg_power_state_change_interrupt + + + + + req_pm_transition_l23_ready + + + cfg_req_pm_transition_l23_ready + + + + + vf_flr_done + + + cfg_vf_flr_done + + + + + vf_flr_func_num + + + cfg_vf_flr_func_num + + + + + vf_flr_in_process + + + cfg_vf_flr_in_process + + + + + + + true + + + + + + pcie4_cfg_control_if + pcie4_cfg_control + It allows a broad range of information exchange between user application and the core + + + + + + + bus_number + + + cfg_bus_number + + + + + config_space_enable + + + cfg_config_space_enable + + + + + ds_bus_number + + + cfg_ds_bus_number + + + + + ds_device_number + + + cfg_ds_device_number + + + + + ds_function_number + + + cfg_ds_function_number + + + + + ds_port_number + + + cfg_ds_port_number + + + + + dsn + + + cfg_dsn + + + + + err_cor_in + + + cfg_err_cor_in + + + + + err_uncor_in + + + cfg_err_uncor_in + + + + + flr_done + + + cfg_flr_done + + + + + flr_in_process + + + cfg_flr_in_process + + + + + hot_reset_in + + + cfg_hot_reset_in + + + + + hot_reset_out + + + cfg_hot_reset_out + + + + + link_training_enable + + + cfg_link_training_enable + + + + + pm_aspm_l1entry_reject + + + cfg_pm_aspm_l1_entry_reject + + + + + pm_aspm_tx_l0s_entry_disable + + + cfg_pm_aspm_tx_l0s_entry_disable + + + + + power_state_change_ack + + + cfg_power_state_change_ack + + + + + power_state_change_interrupt + + + cfg_power_state_change_interrupt + + + + + rbar_function_number + + + rbar_function_number + + + + + rbar_size + + + rbar_bar_size + + + + + req_pm_transition_l23_ready + + + cfg_req_pm_transition_l23_ready + + + + + vf_flr_done + + + cfg_vf_flr_done + + + + + vf_flr_func_num + + + cfg_vf_flr_func_num + + + + + vf_flr_in_process + + + cfg_vf_flr_in_process + + + + + write_enable_rbar0 + + + rbar_write_enable_bar0 + + + + + write_enable_rbar1 + + + rbar_write_enable_bar1 + + + + + write_enable_rbar2 + + + rbar_write_enable_bar2 + + + + + write_enable_rbar3 + + + rbar_write_enable_bar3 + + + + + write_enable_rbar4 + + + rbar_write_enable_bar4 + + + + + write_enable_rbar5 + + + rbar_write_enable_bar5 + + + + + + + false + + + + + + pcie4_pcie_id + pcie4_pcie_id + PCIE 4 PCIE ID interface + + + + + + + subsys_vend_id + + + cfg_subsys_vend_id + + + + + vend_id + + + cfg_vend_id + + + + + + + false + + + + + + pcie4_pcie_id_pf0 + pcie4_pcie_id_pf0 + PCIE 4 PCIE ID interface + + + + + + + dev_id_pf0 + + + cfg_dev_id_pf0 + + + + + rev_id_pf0 + + + cfg_rev_id_pf0 + + + + + subsys_id_pf0 + + + cfg_subsys_id_pf0 + + + + + + + false + + + + + + pcie4_pcie_id_pf1 + pcie4_pcie_id_pf1 + PCIE 4 PCIE ID interface + + + + + + + dev_id_pf1 + + + cfg_dev_id_pf1 + + + + + rev_id_pf1 + + + cfg_rev_id_pf1 + + + + + subsys_id_pf1 + + + cfg_subsys_id_pf1 + + + + + + + false + + + + + + pcie4_pcie_id_pf2 + pcie4_pcie_id_pf2 + PCIE 4 PCIE ID interface + + + + + + + dev_id_pf2 + + + cfg_dev_id_pf2 + + + + + rev_id_pf2 + + + cfg_rev_id_pf2 + + + + + subsys_id_pf2 + + + cfg_subsys_id_pf2 + + + + + + + false + + + + + + pcie4_pcie_id_pf3 + pcie4_pcie_id_pf3 + PCIE 4 PCIE ID interface + + + + + + + dev_id_pf3 + + + cfg_dev_id_pf3 + + + + + rev_id_pf3 + + + cfg_rev_id_pf3 + + + + + subsys_id_pf3 + + + cfg_subsys_id_pf3 + + + + + + + false + + + + + + pcie4_cfg_status + pcie4_cfg_status + Configuration Status Interface + + + + + + + cq_np_req + + + pcie_cq_np_req + + + + + cq_np_req_count + + + pcie_cq_np_req_count + + + + + current_speed + + + cfg_current_speed + + + + + err_cor_out + + + cfg_err_cor_out + + + + + err_fatal_out + + + cfg_err_fatal_out + + + + + err_nonfatal_out + + + cfg_err_nonfatal_out + + + + + function_power_state + + + cfg_function_power_state + + + + + function_status + + + cfg_function_status + + + + + link_power_state + + + cfg_link_power_state + + + + + local_error_out + + + cfg_local_error_out + + + + + local_error_valid + + + cfg_local_error_valid + + + + + ltssm_state + + + cfg_ltssm_state + + + + + max_payload + + + cfg_max_payload + + + + + max_read_req + + + cfg_max_read_req + + + + + negotiated_width + + + cfg_negotiated_width + + + + + obff_enable + + + cfg_obff_enable + + + + + phy_link_down + + + cfg_phy_link_down + + + + + phy_link_status + + + cfg_phy_link_status + + + + + pl_status_change + + + cfg_pl_status_change + + + + + rcb_status + + + cfg_rcb_status + + + + + rq_seq_num0 + + + pcie_rq_seq_num0 + + + + + rq_seq_num1 + + + pcie_rq_seq_num1 + + + + + rq_seq_num_vld0 + + + pcie_rq_seq_num_vld0 + + + + + rq_seq_num_vld1 + + + pcie_rq_seq_num_vld1 + + + + + rq_tag0 + + + pcie_rq_tag0 + + + + + rq_tag1 + + + pcie_rq_tag1 + + + + + rq_tag_av + + + pcie_rq_tag_av + + + + + rq_tag_vld0 + + + pcie_rq_tag_vld0 + + + + + rq_tag_vld1 + + + pcie_rq_tag_vld1 + + + + + rx_pm_state + + + cfg_rx_pm_state + + + + + tph_requester_enable + + + cfg_tph_requester_enable + + + + + tph_st_mode + + + cfg_tph_st_mode + + + + + tx_pm_state + + + cfg_tx_pm_state + + + + + vf_power_state + + + cfg_vf_power_state + + + + + vf_status + + + cfg_vf_status + + + + + vf_tph_requester_enable + + + cfg_vf_tph_requester_enable + + + + + vf_tph_st_mode + + + cfg_vf_tph_st_mode + + + + + + + true + + + + + + pcie4_cfg_status_if + pcie4_cfg_status + Configuration Status Interface + + + + + + + cq_np_req + + + pcie_cq_np_req + + + + + cq_np_req_count + + + pcie_cq_np_req_count + + + + + current_speed + + + cfg_current_speed + + + + + err_cor_out + + + cfg_err_cor_out + + + + + err_fatal_out + + + cfg_err_fatal_out + + + + + err_nonfatal_out + + + cfg_err_nonfatal_out + + + + + function_power_state + + + cfg_function_power_state + + + + + function_status + + + cfg_function_status + + + + + link_power_state + + + cfg_link_power_state + + + + + local_error_out + + + cfg_local_error_out + + + + + local_error_valid + + + cfg_local_error_valid + + + + + ltssm_state + + + cfg_ltssm_state + + + + + max_payload + + + cfg_max_payload + + + + + max_read_req + + + cfg_max_read_req + + + + + negotiated_width + + + cfg_negotiated_width + + + + + obff_enable + + + cfg_obff_enable + + + + + phy_link_down + + + cfg_phy_link_down + + + + + phy_link_status + + + cfg_phy_link_status + + + + + pl_status_change + + + cfg_pl_status_change + + + + + rcb_status + + + cfg_rcb_status + + + + + rq_seq_num0 + + + pcie_rq_seq_num0 + + + + + rq_seq_num1 + + + pcie_rq_seq_num1 + + + + + rq_seq_num_vld0 + + + pcie_rq_seq_num_vld0 + + + + + rq_seq_num_vld1 + + + pcie_rq_seq_num_vld1 + + + + + rq_tag0 + + + pcie_rq_tag0 + + + + + rq_tag1 + + + pcie_rq_tag1 + + + + + rq_tag_av + + + pcie_rq_tag_av + + + + + rq_tag_vld0 + + + pcie_rq_tag_vld0 + + + + + rq_tag_vld1 + + + pcie_rq_tag_vld1 + + + + + rx_pm_state + + + cfg_rx_pm_state + + + + + tph_requester_enable + + + cfg_tph_requester_enable + + + + + tph_st_mode + + + cfg_tph_st_mode + + + + + tx_pm_state + + + cfg_tx_pm_state + + + + + vf_power_state + + + cfg_vf_power_state + + + + + vf_status + + + cfg_vf_status + + + + + vf_tph_requester_enable + + + cfg_vf_tph_requester_enable + + + + + vf_tph_st_mode + + + cfg_vf_tph_st_mode + + + + + + + false + + + + + + pcie4_transmit_fc + pcie4_transmit_fc + Transmit Flow Control Interfce + + + + + + + npd_av + + + pcie_tfc_npd_av + + + + + nph_av + + + pcie_tfc_nph_av + + + + + + + true + + + + + + pcie4_drp + pcie4_drp + PCIE DRP Interface + + + + + + + DADDR + + + drp_addr + + + + + DEN + + + drp_en + + + + + DI + + + drp_di + + + + + DO + + + drp_do + + + + + DRDY + + + drp_rdy + + + + + DWE + + + drp_we + + + + + + + false + + + + + + pcie4_drp_if + pcie4_drp + PCIE DRP Interface + + + + + + + DADDR + + + drp_addr + + + + + DEN + + + drp_en + + + + + DI + + + drp_di + + + + + DO + + + drp_do + + + + + DRDY + + + drp_rdy + + + + + DWE + + + drp_we + + + + + + + false + + + + + + CLK.sys_clk + CLK.sys_clk + sys_clk interface + + + + + + + CLK + + + sys_clk + + + + + + FREQ_HZ + 100000000 + + + none + + + + + FREQ_TOLERANCE_HZ + 0 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + CLK.sys_clk_gt + CLK.sys_clk_gt + sys_clk_gt interface + + + + + + + CLK + + + sys_clk_gt + + + + + + FREQ_HZ + 100000000 + + + none + + + + + FREQ_TOLERANCE_HZ + 0 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + CLK.user_clk + CLK.user_clk + user_clk interface + + + + + + + CLK + + + user_clk + + + + + + ASSOCIATED_BUSIF + m_axis_cq:s_axis_cc:s_axis_rq:m_axis_rc:cxs_rx:cxs_tx + + + FREQ_HZ + 125000000 + + + ASSOCIATED_RESET + user_reset + + + FREQ_TOLERANCE_HZ + 0 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + CLK.mcap_clk + CLK.mcap_clk + mcap_clk interface + + + + + + + CLK + + + mcap_clk + + + + + + FREQ_HZ + 125000000 + + + FREQ_TOLERANCE_HZ + 0 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + CLK.core_clk + CLK.core_clk + core_clk interface + + + + + + + CLK + + + core_clk + + + + + + FREQ_HZ + 500000000 + + + FREQ_TOLERANCE_HZ + 0 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + CLK.gt_drp_clk + CLK.gt_drp_clk + gt_drp_clk interface + + + + + + + CLK + + + gt_drp_clk + + + + + + FREQ_HZ + 125000000 + + + FREQ_TOLERANCE_HZ + 0 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + RST.user_reset + RST.user_reset + user_reset interface + + + + + + + RST + + + user_reset + + + + + + POLARITY + ACTIVE_HIGH + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + pcie4_pl + pcie4_pl + Physical Layer Interface + + + + + + + eq_in_progress + + + pl_eq_in_progress + + + + + eq_mismatch + + + pl_eq_mismatch + + + + + eq_phase + + + pl_eq_phase + + + + + gen2_upstream_prefer_deemph + + + pl_gen2_upstream_prefer_deemph + + + + + redo_eq + + + pl_redo_eq + + + + + redo_eq_pending + + + pl_redo_eq_pending + + + + + redo_eq_speed + + + pl_redo_eq_speed + + + + + + + false + + + + + + configure + configure + + + + + + + req_data + + + conf_req_data + + + + + req_ready + + + conf_req_ready + + + + + req_reg_num + + + conf_req_reg_num + + + + + req_type + + + conf_req_type + + + + + req_valid + + + conf_req_valid + + + + + resp_rdata + + + conf_resp_rdata + + + + + resp_valid + + + conf_resp_valid + + + + + + + false + + + + + + cap + cap + + + + + + + GNT + + + cap_gnt + + + + + REL + + + cap_rel + + + + + REQ + + + cap_req + + + + + + + false + + + + + + pcie4_ext_pipe_rp + pcie4_ext_pipe_rp + PCIE4 External PIPE Interface + + + + + + + COMMANDS_IN + + + common_commands_in + + + + + COMMANDS_OUT + + + common_commands_out + + + + + RX_0 + + + pipe_rx_0_sigs + + + + + RX_1 + + + pipe_rx_1_sigs + + + + + RX_2 + + + pipe_rx_2_sigs + + + + + RX_3 + + + pipe_rx_3_sigs + + + + + RX_4 + + + pipe_rx_4_sigs + + + + + RX_5 + + + pipe_rx_5_sigs + + + + + RX_6 + + + pipe_rx_6_sigs + + + + + RX_7 + + + pipe_rx_7_sigs + + + + + RX_8 + + + pipe_rx_8_sigs + + + + + RX_9 + + + pipe_rx_9_sigs + + + + + RX_10 + + + pipe_rx_10_sigs + + + + + RX_11 + + + pipe_rx_11_sigs + + + + + RX_12 + + + pipe_rx_12_sigs + + + + + RX_13 + + + pipe_rx_13_sigs + + + + + RX_14 + + + pipe_rx_14_sigs + + + + + RX_15 + + + pipe_rx_15_sigs + + + + + TX_0 + + + pipe_tx_0_sigs + + + + + TX_1 + + + pipe_tx_1_sigs + + + + + TX_2 + + + pipe_tx_2_sigs + + + + + TX_3 + + + pipe_tx_3_sigs + + + + + TX_4 + + + pipe_tx_4_sigs + + + + + TX_5 + + + pipe_tx_5_sigs + + + + + TX_6 + + + pipe_tx_6_sigs + + + + + TX_7 + + + pipe_tx_7_sigs + + + + + TX_8 + + + pipe_tx_8_sigs + + + + + TX_9 + + + pipe_tx_9_sigs + + + + + TX_10 + + + pipe_tx_10_sigs + + + + + TX_11 + + + pipe_tx_11_sigs + + + + + TX_12 + + + pipe_tx_12_sigs + + + + + TX_13 + + + pipe_tx_13_sigs + + + + + TX_14 + + + pipe_tx_14_sigs + + + + + TX_15 + + + pipe_tx_15_sigs + + + + + + + false + + + + + + pcie4_ext_pipe_ep + pcie4_ext_pipe_ep + PCIE4 External PIPE Interface + + + + + + + COMMANDS_IN + + + common_commands_out + + + + + COMMANDS_OUT + + + common_commands_in + + + + + RX_0 + + + pipe_tx_0_sigs + + + + + RX_1 + + + pipe_tx_1_sigs + + + + + RX_2 + + + pipe_tx_2_sigs + + + + + RX_3 + + + pipe_tx_3_sigs + + + + + RX_4 + + + pipe_tx_4_sigs + + + + + RX_5 + + + pipe_tx_5_sigs + + + + + RX_6 + + + pipe_tx_6_sigs + + + + + RX_7 + + + pipe_tx_7_sigs + + + + + RX_8 + + + pipe_tx_8_sigs + + + + + RX_9 + + + pipe_tx_9_sigs + + + + + RX_10 + + + pipe_tx_10_sigs + + + + + RX_11 + + + pipe_tx_11_sigs + + + + + RX_12 + + + pipe_tx_12_sigs + + + + + RX_13 + + + pipe_tx_13_sigs + + + + + RX_14 + + + pipe_tx_14_sigs + + + + + RX_15 + + + pipe_tx_15_sigs + + + + + TX_0 + + + pipe_rx_0_sigs + + + + + TX_1 + + + pipe_rx_1_sigs + + + + + TX_2 + + + pipe_rx_2_sigs + + + + + TX_3 + + + pipe_rx_3_sigs + + + + + TX_4 + + + pipe_rx_4_sigs + + + + + TX_5 + + + pipe_rx_5_sigs + + + + + TX_6 + + + pipe_rx_6_sigs + + + + + TX_7 + + + pipe_rx_7_sigs + + + + + TX_8 + + + pipe_rx_8_sigs + + + + + TX_9 + + + pipe_rx_9_sigs + + + + + TX_10 + + + pipe_rx_10_sigs + + + + + TX_11 + + + pipe_rx_11_sigs + + + + + TX_12 + + + pipe_rx_12_sigs + + + + + TX_13 + + + pipe_rx_13_sigs + + + + + TX_14 + + + pipe_rx_14_sigs + + + + + TX_15 + + + pipe_rx_15_sigs + + + + + + + false + + + + + + pcie4_ext_pipe_ep_legacy + pcie4_ext_pipe_ep_legacy + PCIE4 External PIPE Interface + + + + + + + COMMANDS_IN + + + common_commands_out + + + + + COMMANDS_OUT + + + common_commands_in + + + + + RX_0 + + + pipe_tx_0_sigs + + + + + RX_1 + + + pipe_tx_1_sigs + + + + + RX_2 + + + pipe_tx_2_sigs + + + + + RX_3 + + + pipe_tx_3_sigs + + + + + RX_4 + + + pipe_tx_4_sigs + + + + + RX_5 + + + pipe_tx_5_sigs + + + + + RX_6 + + + pipe_tx_6_sigs + + + + + RX_7 + + + pipe_tx_7_sigs + + + + + RX_8 + + + pipe_tx_8_sigs + + + + + RX_9 + + + pipe_tx_9_sigs + + + + + RX_10 + + + pipe_tx_10_sigs + + + + + RX_11 + + + pipe_tx_11_sigs + + + + + RX_12 + + + pipe_tx_12_sigs + + + + + RX_13 + + + pipe_tx_13_sigs + + + + + RX_14 + + + pipe_tx_14_sigs + + + + + RX_15 + + + pipe_tx_15_sigs + + + + + TX_0 + + + pipe_rx_0_sigs + + + + + TX_1 + + + pipe_rx_1_sigs + + + + + TX_2 + + + pipe_rx_2_sigs + + + + + TX_3 + + + pipe_rx_3_sigs + + + + + TX_4 + + + pipe_rx_4_sigs + + + + + TX_5 + + + pipe_rx_5_sigs + + + + + TX_6 + + + pipe_rx_6_sigs + + + + + TX_7 + + + pipe_rx_7_sigs + + + + + TX_8 + + + pipe_rx_8_sigs + + + + + TX_9 + + + pipe_rx_9_sigs + + + + + TX_10 + + + pipe_rx_10_sigs + + + + + TX_11 + + + pipe_rx_11_sigs + + + + + TX_12 + + + pipe_rx_12_sigs + + + + + TX_13 + + + pipe_rx_13_sigs + + + + + TX_14 + + + pipe_rx_14_sigs + + + + + TX_15 + + + pipe_rx_15_sigs + + + + + + + false + + + + + + pcie4c_usp_ext_gtcom + pcie4c_usp_ext_gtcommon + PCIE4 Ultrascale+ External GT COMMON Interface + + + + + + + exts_qpll0lock_out + + + ext_qpll0lock_out + + + + + exts_qpll0outclk_out + + + ext_qpll0outclk_out + + + + + exts_qpll0outrefclk_out + + + ext_qpll0outrefclk_out + + + + + exts_qpll0pd + + + ext_qpll0pd + + + + + exts_qpll0reset + + + ext_qpll0reset + + + + + exts_qpll1lock_out + + + ext_qpll1lock_out + + + + + exts_qpll1outclk_out + + + ext_qpll1outclk_out + + + + + exts_qpll1outrefclk_out + + + ext_qpll1outrefclk_out + + + + + exts_qpll1pd + + + ext_qpll1pd + + + + + exts_qpll1reset + + + ext_qpll1reset + + + + + exts_qpllxrate + + + ext_qpllxrate + + + + + exts_qpllxrcalenb + + + ext_qpllxrcalenb + + + + + exts_qpllxrefclk + + + ext_qpllxrefclk + + + + + + + false + + + + + + pcie4c_usp_int_gtcom + pcie4c_usp_int_gtcommon + PCIE4 Ultrascale+ Internal GT COMMON Interface + + + + + + + ints_qpll0lock_out + + + int_qpll0lock_out + + + + + ints_qpll0outclk_out + + + int_qpll0outclk_out + + + + + ints_qpll0outrefclk_out + + + int_qpll0outrefclk_out + + + + + ints_qpll1lock_out + + + int_qpll1lock_out + + + + + ints_qpll1outclk_out + + + int_qpll1outclk_out + + + + + ints_qpll1outrefclk_out + + + int_qpll1outrefclk_out + + + + + + + false + + + + + + pcie_ext_ch_gt + pcie_ext_ch_gt + channel DRP signals + + + + + + + DADDR + + + ext_ch_gt_drpaddr + + + + + DEN + + + ext_ch_gt_drpen + + + + + DI + + + ext_ch_gt_drpdi + + + + + DO + + + ext_ch_gt_drpdo + + + + + DRDY + + + ext_ch_gt_drprdy + + + + + DWE + + + ext_ch_gt_drpwe + + + + + + + false + + + + + + transceiver_debug + transceiver_debug + Transceiver Debug Interface + + + + + + + bufgtdiv + + + gt_bufgtdiv + + + + + cpll_lock + + + gt_cplllock + + + + + dmonfiforeset + + + gt_dmonfiforeset + + + + + dmonitorclk + + + gt_dmonitorclk + + + + + dmonitorout + + + gt_dmonitorout + + + + + eyescandataerror + + + gt_eyescandataerror + + + + + gen34_eios_det + + + gt_gen34_eios_det + + + + + gtpowergood + + + gt_gtpowergood + + + + + loopback + + + gt_loopback + + + + + pcieuserratedone + + + gt_pcieuserratedone + + + + + pcieuserratestart + + + gt_pcieuserratestart + + + + + phystatus + + + gt_phystatus + + + + + prst_n + + + phy_prst_n + + + + + qpll0_lock + + + gt_qpll0lock + + + + + qpll1_lock + + + gt_qpll1lock + + + + + rate_idle + + + gt_pcierateidle + + + + + rrst_n + + + phy_rrst_n + + + + + rst_fsm + + + phy_rst_fsm + + + + + rst_idle + + + phy_rst_idle + + + + + rxbufreset + + + gt_rxbufreset + + + + + rxbufstatus + + + gt_rxbufstatus + + + + + rxcdrlock + + + gt_rxcdrlock + + + + + rxcdrreset + + + gt_rxcdrreset + + + + + rxcommadet + + + gt_rxcommadet + + + + + rxdfelpmreset + + + gt_rxdfelpmreset + + + + + rxdlysresetdone + + + gt_rxdlysresetdone + + + + + rxeq_fsm + + + phy_rxeq_fsm + + + + + rxoutclk + + + gt_rxoutclk + + + + + rxoutclkfabric + + + gt_rxoutclkfabric + + + + + rxoutclkpcs + + + gt_rxoutclkpcs + + + + + rxpcsreset + + + gt_rxpcsreset + + + + + rxphaligndone + + + gt_rxphaligndone + + + + + rxpmareset + + + gt_rxpmareset + + + + + rxpmaresetdone + + + gt_rxpmaresetdone + + + + + rxprbscntreset + + + gt_rxprbscntreset + + + + + rxprbserr + + + gt_rxprbserr + + + + + rxprbslocked + + + gt_rxprbslocked + + + + + rxprbssel + + + gt_rxprbssel + + + + + rxrecclkout + + + gt_rxrecclkout + + + + + rxresetdone + + + gt_rxresetdone + + + + + rxstatus + + + gt_rxstatus + + + + + rxsyncdone + + + gt_rxsyncdone + + + + + rxvalid + + + gt_rxvalid + + + + + txdlysresetdone + + + gt_txdlysresetdone + + + + + txelecidle + + + gt_txelecidle + + + + + txeq_ctrl + + + phy_txeq_ctrl + + + + + txeq_fsm + + + phy_txeq_fsm + + + + + txeq_preset + + + phy_txeq_preset + + + + + txinhibit + + + gt_txinhibit + + + + + txoutclk + + + gt_txoutclk + + + + + txoutclkfabric + + + gt_txoutclkfabric + + + + + txoutclkpcs + + + gt_txoutclkpcs + + + + + txpcsreset + + + gt_txpcsreset + + + + + txphaligndone + + + gt_txphaligndone + + + + + txphinitdone + + + gt_txphinitdone + + + + + txpmareset + + + gt_txpmareset + + + + + txpmaresetdone + + + gt_txpmaresetdone + + + + + txprbsforceerr + + + gt_txprbsforceerr + + + + + txprbssel + + + gt_txprbssel + + + + + txprogdivresetdone + + + gt_txprogdivresetdone + + + + + txresetdone + + + gt_txresetdone + + + + + txsyncdone + + + gt_txsyncdone + + + + + + + false + + + + + + pcie4_gt_if + pcie4_gt_if + GT Interface + + + + + + + bufgtce_out + + + bufgtce_out + + + + + bufgtcemask_out + + + bufgtcemask_out + + + + + bufgtdiv_out + + + bufgtdiv_out + + + + + bufgtreset_out + + + bufgtreset_out + + + + + bufgtrstmask_out + + + bufgtrstmask_out + + + + + cpllfreqlock_in + + + cpllfreqlock_in + + + + + cplllock_out + + + cplllock_out + + + + + cpllpd_in + + + cpllpd_in + + + + + cpllreset_in + + + cpllreset_in + + + + + dmonfiforeset_in + + + dmonfiforeset_in + + + + + dmonitorclk_in + + + dmonitorclk_in + + + + + dmonitorout_out + + + dmonitorout_out + + + + + drpaddr_in + + + drpaddr_in + + + + + drpclk_in + + + drpclk_in + + + + + drpdi_in + + + drpdi_in + + + + + drpdo_out + + + drpdo_out + + + + + drpen_in + + + drpen_in + + + + + drprdy_out + + + drprdy_out + + + + + drprst_in + + + drprst_in + + + + + drpwe_in + + + drpwe_in + + + + + ext_phy_clk_bufg_gt_ce + + + ext_phy_clk_bufg_gt_ce + + + + + ext_phy_clk_bufg_gt_reset + + + ext_phy_clk_bufg_gt_reset + + + + + ext_phy_clk_bufgtcemask + + + ext_phy_clk_bufgtcemask + + + + + ext_phy_clk_bufgtdiv + + + ext_phy_clk_bufgtdiv + + + + + ext_phy_clk_gt_bufgtrstmask + + + ext_phy_clk_gt_bufgtrstmask + + + + + ext_phy_clk_int_clock + + + ext_phy_clk_int_clock + + + + + ext_phy_clk_pclk + + + ext_phy_clk_pclk + + + + + ext_phy_clk_pclk2_gt + + + ext_phy_clk_pclk2_gt + + + + + ext_phy_clk_phy_coreclk + + + ext_phy_clk_phy_coreclk + + + + + ext_phy_clk_phy_mcapclk + + + ext_phy_clk_phy_mcapclk + + + + + ext_phy_clk_phy_pclk2 + + + ext_phy_clk_phy_pclk2 + + + + + ext_phy_clk_phy_userclk + + + ext_phy_clk_phy_userclk + + + + + ext_phy_clk_rst_idle + + + ext_phy_clk_rst_idle + + + + + ext_phy_clk_txoutclk + + + ext_phy_clk_txoutclk + + + + + eyescanreset_in + + + eyescanreset_in + + + + + gtpowergood_out + + + gtpowergood_out + + + + + gtrefclk0_in + + + gtrefclk0_in + + + + + gtrefclk00_in + + + gtrefclk00_in + + + + + gtrefclk01_in + + + gtrefclk01_in + + + + + gtrxreset_in + + + gtrxreset_in + + + + + gttxreset_in + + + gttxreset_in + + + + + gtwiz_reset_rx_done_in + + + gtwiz_reset_rx_done_in + + + + + gtwiz_reset_tx_done_in + + + gtwiz_reset_tx_done_in + + + + + gtwiz_userclk_rx_active_in + + + gtwiz_userclk_rx_active_in + + + + + gtwiz_userclk_tx_active_in + + + gtwiz_userclk_tx_active_in + + + + + loopback_in + + + loopback_in + + + + + pcieeqrxeqadaptdone_in + + + pcieeqrxeqadaptdone_in + + + + + pcierategen3_out + + + pcierategen3_out + + + + + pcierateidle_out + + + pcierateidle_out + + + + + pcierateqpll0_in + + + pcierateqpll0_in + + + + + pcierateqpll1_in + + + pcierateqpll1_in + + + + + pcierateqpllpd_out + + + pcierateqpllpd_out + + + + + pcierateqpllreset_out + + + pcierateqpllreset_out + + + + + pcierstidle_in + + + pcierstidle_in + + + + + pciersttxsyncstart_in + + + pciersttxsyncstart_in + + + + + pciesynctxsyncdone_out + + + pciesynctxsyncdone_out + + + + + pcieusergen3rdy_out + + + pcieusergen3rdy_out + + + + + pcieuserphystatusrst_out + + + pcieuserphystatusrst_out + + + + + pcieuserratedone_in + + + pcieuserratedone_in + + + + + pcieuserratestart_out + + + pcieuserratestart_out + + + + + phystatus_out + + + phystatus_out + + + + + qpll0freqlock_in + + + qpll0freqlock_in + + + + + qpll0lock_out + + + qpll0lock_out + + + + + qpll0outclk_out + + + qpll0outclk_out + + + + + qpll0outrefclk_out + + + qpll0outrefclk_out + + + + + qpll0pd_in + + + qpll0pd_in + + + + + qpll0reset_in + + + qpll0reset_in + + + + + qpll1freqlock_in + + + qpll1freqlock_in + + + + + qpll1lock_out + + + qpll1lock_out + + + + + qpll1outclk_out + + + qpll1outclk_out + + + + + qpll1outrefclk_out + + + qpll1outrefclk_out + + + + + qpll1pd_in + + + qpll1pd_in + + + + + qpll1reset_in + + + qpll1reset_in + + + + + rcalenb_in + + + rcalenb_in + + + + + resetovrd_in + + + resetovrd_in + + + + + rx8b10ben_in + + + rx8b10ben_in + + + + + rxbufreset_in + + + rxbufreset_in + + + + + rxbufstatus_out + + + rxbufstatus_out + + + + + rxbyteisaligned_out + + + rxbyteisaligned_out + + + + + rxbyterealign_out + + + rxbyterealign_out + + + + + rxcdrfreqreset_in + + + rxcdrfreqreset_in + + + + + rxcdrhold_in + + + rxcdrhold_in + + + + + rxcdrlock_out + + + rxcdrlock_out + + + + + rxcdrreset_in + + + rxcdrreset_in + + + + + rxclkcorcnt_out + + + rxclkcorcnt_out + + + + + rxcommadet_out + + + rxcommadet_out + + + + + rxcommadeten_in + + + rxcommadeten_in + + + + + rxctrl0_out + + + rxctrl0_out + + + + + rxctrl1_out + + + rxctrl1_out + + + + + rxctrl2_out + + + rxctrl2_out + + + + + rxctrl3_out + + + rxctrl3_out + + + + + rxdata_out + + + rxdata_out + + + + + rxdfeagchold_in + + + rxdfeagchold_in + + + + + rxdfecfokhold_in + + + rxdfecfokhold_in + + + + + rxdfekhhold_in + + + rxdfekhhold_in + + + + + rxdfelfhold_in + + + rxdfelfhold_in + + + + + rxdfelpmreset_in + + + rxdfelpmreset_in + + + + + rxdfetap2hold_in + + + rxdfetap2hold_in + + + + + rxdfetap3hold_in + + + rxdfetap3hold_in + + + + + rxdfetap4hold_in + + + rxdfetap4hold_in + + + + + rxdfetap5hold_in + + + rxdfetap5hold_in + + + + + rxdfetap6hold_in + + + rxdfetap6hold_in + + + + + rxdfetap7hold_in + + + rxdfetap7hold_in + + + + + rxdfetap8hold_in + + + rxdfetap8hold_in + + + + + rxdfetap9hold_in + + + rxdfetap9hold_in + + + + + rxdfetap10hold_in + + + rxdfetap10hold_in + + + + + rxdfetap11hold_in + + + rxdfetap11hold_in + + + + + rxdfetap12hold_in + + + rxdfetap12hold_in + + + + + rxdfetap13hold_in + + + rxdfetap13hold_in + + + + + rxdfetap14hold_in + + + rxdfetap14hold_in + + + + + rxdfetap15hold_in + + + rxdfetap15hold_in + + + + + rxdfeuthold_in + + + rxdfeuthold_in + + + + + rxdfevphold_in + + + rxdfevphold_in + + + + + rxdlysresetdone_out + + + rxdlysresetdone_out + + + + + rxelecidle_out + + + rxelecidle_out + + + + + rxlpmen_in + + + rxlpmen_in + + + + + rxlpmgchold_in + + + rxlpmgchold_in + + + + + rxlpmhfhold_in + + + rxlpmhfhold_in + + + + + rxlpmlfhold_in + + + rxlpmlfhold_in + + + + + rxlpmoshold_in + + + rxlpmoshold_in + + + + + rxmcommaalignen_in + + + rxmcommaalignen_in + + + + + rxoshold_in + + + rxoshold_in + + + + + rxoutclk_out + + + rxoutclk_out + + + + + rxoutclkfabric_out + + + rxoutclkfabric_out + + + + + rxoutclkpcs_out + + + rxoutclkpcs_out + + + + + rxpcommaalignen_in + + + rxpcommaalignen_in + + + + + rxpcsreset_in + + + rxpcsreset_in + + + + + rxpd_in + + + rxpd_in + + + + + rxphaligndone_out + + + rxphaligndone_out + + + + + rxpmareset_in + + + rxpmareset_in + + + + + rxpmaresetdone_out + + + rxpmaresetdone_out + + + + + rxpolarity_in + + + rxpolarity_in + + + + + rxprbscntreset_in + + + rxprbscntreset_in + + + + + rxprbserr_out + + + rxprbserr_out + + + + + rxprbslocked_out + + + rxprbslocked_out + + + + + rxprbssel_in + + + rxprbssel_in + + + + + rxprogdivreset_in + + + rxprogdivreset_in + + + + + rxrate_in + + + rxrate_in + + + + + rxratedone_out + + + rxratedone_out + + + + + rxratemode_in + + + rxratemode_in + + + + + rxrecclkout_out + + + rxrecclkout_out + + + + + rxresetdone_out + + + rxresetdone_out + + + + + rxslide_in + + + rxslide_in + + + + + rxstatus_out + + + rxstatus_out + + + + + rxsyncdone_out + + + rxsyncdone_out + + + + + rxtermination_in + + + rxtermination_in + + + + + rxuserrdy_in + + + rxuserrdy_in + + + + + rxusrclk2_in + + + rxusrclk2_in + + + + + rxusrclk_in + + + rxusrclk_in + + + + + rxvalid_out + + + rxvalid_out + + + + + tx8b10ben_in + + + tx8b10ben_in + + + + + txctrl0_in + + + txctrl0_in + + + + + txctrl1_in + + + txctrl1_in + + + + + txctrl2_in + + + txctrl2_in + + + + + txdata_in + + + txdata_in + + + + + txdeemph_in + + + txdeemph_in + + + + + txdetectrx_in + + + txdetectrx_in + + + + + txdiffctrl_in + + + txdiffctrl_in + + + + + txdlybypass_in + + + txdlybypass_in + + + + + txdlyen_in + + + txdlyen_in + + + + + txdlyhold_in + + + txdlyhold_in + + + + + txdlyovrden_in + + + txdlyovrden_in + + + + + txdlysreset_in + + + txdlysreset_in + + + + + txdlysresetdone_out + + + txdlysresetdone_out + + + + + txdlyupdown_in + + + txdlyupdown_in + + + + + txelecidle_in + + + txelecidle_in + + + + + txmaincursor_in + + + txmaincursor_in + + + + + txmargin_in + + + txmargin_in + + + + + txoutclk_out + + + txoutclk_out + + + + + txoutclkfabric_out + + + txoutclkfabric_out + + + + + txoutclkpcs_out + + + txoutclkpcs_out + + + + + txoutclksel_in + + + txoutclksel_in + + + + + txpcsreset_in + + + txpcsreset_in + + + + + txpd_in + + + txpd_in + + + + + txpdelecidlemode_in + + + txpdelecidlemode_in + + + + + txphalign_in + + + txphalign_in + + + + + txphaligndone_out + + + txphaligndone_out + + + + + txphalignen_in + + + txphalignen_in + + + + + txphdlypd_in + + + txphdlypd_in + + + + + txphdlyreset_in + + + txphdlyreset_in + + + + + txphdlytstclk_in + + + txphdlytstclk_in + + + + + txphinit_in + + + txphinit_in + + + + + txphinitdone_out + + + txphinitdone_out + + + + + txphovrden_in + + + txphovrden_in + + + + + txpisopd_in + + + txpisopd_in + + + + + txpmareset_in + + + txpmareset_in + + + + + txpmaresetdone_out + + + txpmaresetdone_out + + + + + txpostcursor_in + + + txpostcursor_in + + + + + txprbsforceerr_in + + + txprbsforceerr_in + + + + + txprbssel_in + + + txprbssel_in + + + + + txprecursor_in + + + txprecursor_in + + + + + txprgdivresetdone_out + + + txprgdivresetdone_out + + + + + txprogdivreset_in + + + txprogdivreset_in + + + + + txrate_in + + + txrate_in + + + + + txresetdone_out + + + txresetdone_out + + + + + txswing_in + + + txswing_in + + + + + txsyncallin_in + + + txsyncallin_in + + + + + txsyncdone_out + + + txsyncdone_out + + + + + txsyncin_in + + + txsyncin_in + + + + + txsyncmode_in + + + txsyncmode_in + + + + + txsyncout_out + + + txsyncout_out + + + + + txuserrdy_in + + + txuserrdy_in + + + + + txusrclk2_in + + + txusrclk2_in + + + + + txusrclk_in + + + txusrclk_in + + + + + + + false + + + + + + + + + xilinx_elaboratesubcores + Elaborate Sub-Cores + :vivado.xilinx.com:elaborate.subcores + + xilinx_elaboratesubcores_view_fileset + + + + outputProductCRC + 9:c92835d0 + + + + + + + pci_exp_txn + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pci_exp_txp + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pci_exp_rxn + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + pci_exp_rxp + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + user_clk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + user_reset + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + user_lnk_up + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + s_axis_rq_tdata + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + s_axis_rq_tkeep + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + s_axis_rq_tlast + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + s_axis_rq_tready + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + s_axis_rq_tuser + + in + + 61 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + s_axis_rq_tvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + m_axis_rc_tdata + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + m_axis_rc_tkeep + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + m_axis_rc_tlast + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + m_axis_rc_tready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + m_axis_rc_tuser + + out + + 74 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + m_axis_rc_tvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + m_axis_cq_tdata + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + m_axis_cq_tkeep + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + m_axis_cq_tlast + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + m_axis_cq_tready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + m_axis_cq_tuser + + out + + 87 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + m_axis_cq_tvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + s_axis_cc_tdata + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + s_axis_cc_tkeep + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + s_axis_cc_tlast + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + s_axis_cc_tready + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + s_axis_cc_tuser + + in + + 32 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + s_axis_cc_tvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + cxs0_active_req_tx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_active_ack_tx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_deact_hint_tx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_valid_tx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_crdgnt_tx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_crdrtn_tx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_cntl_tx + + in + + 13 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_data_tx + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_valid_chk_tx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_crdgnt_chk_tx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_crdrtn_chk_tx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_cntl_chk_tx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_data_chk_tx + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_active_req_rx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_active_ack_rx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_deact_hint_rx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_valid_rx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_crdgnt_rx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_crdrtn_rx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_cntl_rx + + out + + 13 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_data_rx + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_valid_chk_rx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_crdgnt_chk_rx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_crdrtn_chk_rx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_cntl_chk_rx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_data_chk_rx + + out + + 31 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ccix_rx_credit_av + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_vc1_enable + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_vc1_negotiation_pending + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_fc_vc_sel + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ccix_optimized_tlp_tx_and_rx_enable + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ccix_optimized_tlp_tx_and_rx_enable_rp + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_aclk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 13 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_arcache + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_arid + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_arlock + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_arprot + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_arqos + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_aruser + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 13 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awcache + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awlock + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awprot + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awqos + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awuser + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_bid + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_rdata + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_rid + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_wdata + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_wstrb + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcie_rq_seq_num0 + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + rd_interrupt + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + wr_interrupt + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcie_rq_seq_num_vld0 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_rq_seq_num1 + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_rq_seq_num_vld1 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_rq_tag0 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_rq_tag1 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_rq_tag_av + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_rq_tag_vld0 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_rq_tag_vld1 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_tfc_nph_av + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_tfc_npd_av + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_cq_np_req + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 1 + + + + + + true + + + + + + pcie_cq_np_req_count + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_phy_link_down + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_phy_link_status + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_negotiated_width + + out + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_current_speed + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_max_payload + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_max_read_req + + out + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_function_status + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_function_power_state + + out + + 11 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_vf_status + + out + + 503 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_vf_power_state + + out + + 755 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_link_power_state + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_mgmt_addr + + in + + 9 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_mgmt_function_number + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_mgmt_write + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_mgmt_write_data + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_mgmt_byte_enable + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + cfg_mgmt_read + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_mgmt_read_data + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_mgmt_read_write_done + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_mgmt_debug_access + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_err_cor_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_err_nonfatal_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_err_fatal_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_local_error_valid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_local_error_out + + out + + 4 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_ltssm_state + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_rx_pm_state + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_tx_pm_state + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_rcb_status + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_obff_enable + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_pl_status_change + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_tph_requester_enable + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_tph_st_mode + + out + + 11 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_vf_tph_requester_enable + + out + + 251 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_vf_tph_st_mode + + out + + 755 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_msg_received + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_msg_received_data + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_msg_received_type + + out + + 4 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_msg_transmit + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_msg_transmit_type + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_msg_transmit_data + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_msg_transmit_done + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_fc_ph + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_fc_pd + + out + + 11 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_fc_nph + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_fc_npd + + out + + 11 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_fc_cplh + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_fc_cpld + + out + + 11 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_fc_sel + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_dsn + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_bus_number + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_power_state_change_ack + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_power_state_change_interrupt + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_err_cor_in + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_err_uncor_in + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_flr_in_process + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_flr_done + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_vf_flr_in_process + + out + + 251 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_vf_flr_func_num + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_vf_flr_done + + in + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_link_training_enable + + in + + + std_logic + xilinx_elaboratesubcores + + + + 1 + + + + + + true + + + + + + cfg_ext_read_received + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_write_received + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_register_number + + out + + 9 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_function_number + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_write_data + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_write_byte_enable + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_read_data + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_ext_read_data_valid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rbar_bar_size + + out + + 6 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rbar_function_number + + out + + 8 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rbar_write_enable_bar0 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + rbar_write_enable_bar1 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + rbar_write_enable_bar2 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + rbar_write_enable_bar3 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + rbar_write_enable_bar4 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + rbar_write_enable_bar5 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_int + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + cfg_interrupt_pending + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + cfg_interrupt_sent + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + cfg_interrupt_msi_enable + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_interrupt_msi_mmenable + + out + + 11 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_interrupt_msi_mask_update + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_interrupt_msi_data + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_interrupt_msi_select + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msi_int + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msi_pending_status + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msi_pending_status_data_enable + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msi_pending_status_function_num + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msi_sent + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_interrupt_msi_fail + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_interrupt_msi_attr + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msi_tph_present + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msi_tph_type + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msi_tph_st_tag + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msi_function_number + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msix_enable + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msix_mask + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msix_vf_enable + + out + + 251 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msix_vf_mask + + out + + 251 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_pm_aspm_l1_entry_reject + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_pm_aspm_tx_l0s_entry_disable + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msix_data + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msix_address + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msix_int + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msix_vec_pending + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msix_vec_pending_status + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_hot_reset_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_config_space_enable + + in + + + std_logic + xilinx_elaboratesubcores + + + + 1 + + + + + + true + + + + + + cfg_req_pm_transition_l23_ready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_hot_reset_in + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_ds_port_number + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_ds_bus_number + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_ds_device_number + + in + + 4 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_ds_function_number + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_subsys_vend_id + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x10EE + + + + + + false + + + + + + cfg_dev_id_pf0 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x9038 + + + + + + false + + + + + + cfg_dev_id_pf1 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x9011 + + + + + + false + + + + + + cfg_dev_id_pf2 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x9438 + + + + + + false + + + + + + cfg_dev_id_pf3 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x9638 + + + + + + false + + + + + + cfg_vend_id + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x10EE + + + + + + false + + + + + + cfg_rev_id_pf0 + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x00 + + + + + + false + + + + + + cfg_rev_id_pf1 + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x00 + + + + + + false + + + + + + cfg_rev_id_pf2 + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x00 + + + + + + false + + + + + + cfg_rev_id_pf3 + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x00 + + + + + + false + + + + + + cfg_subsys_id_pf0 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x0007 + + + + + + false + + + + + + cfg_subsys_id_pf1 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x0007 + + + + + + false + + + + + + cfg_subsys_id_pf2 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x0007 + + + + + + false + + + + + + cfg_subsys_id_pf3 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x0007 + + + + + + false + + + + + + sys_clk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + sys_clk_ce_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + sys_clk_gt + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + sys_reset + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + conf_req_type + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + conf_req_reg_num + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + conf_req_data + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + conf_req_valid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + conf_req_ready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + conf_resp_rdata + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + conf_resp_valid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + pl_gen2_upstream_prefer_deemph + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pl_eq_in_progress + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + pl_redo_eq + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pl_redo_eq_speed + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pl_eq_mismatch + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + pl_redo_eq_pending + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + pl_eq_phase + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpllxrefclk + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpllxrcalenb + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpllxrate + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpll0pd + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpll0reset + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpll0lock_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_qpll0outclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_qpll0outrefclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + int_qpll0lock_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_qpll0outrefclk_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_qpll0outclk_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpll1pd + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpll1reset + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpll1lock_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_qpll1outclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_qpll1outrefclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + int_qpll1lock_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_qpll1outrefclk_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_qpll1outclk_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + common_commands_in + + in + + 25 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_0_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_1_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_2_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_3_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_4_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_5_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_6_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_7_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_8_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_9_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_10_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_11_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_12_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_13_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_14_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_15_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + common_commands_out + + out + + 25 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_0_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_1_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_2_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_3_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_4_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_5_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_6_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_7_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_8_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_9_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_10_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_11_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_12_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_13_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_14_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_15_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_pcieuserratedone + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_loopback + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_txprbsforceerr + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_txinhibit + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_txprbssel + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxprbssel + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxprbscntreset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_txelecidle + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxpmaresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txphaligndone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txphinitdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txdlysresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxphaligndone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxdlysresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxsyncdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_eyescandataerror + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxprbserr + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_dmonfiforeset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_dmonitorclk + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_dmonitorout + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxcommadet + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_phystatus + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxvalid + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxcdrlock + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_pcierateidle + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_pcieuserratestart + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_gtpowergood + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_cplllock + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxoutclk + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxrecclkout + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_qpll1lock + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_qpll0lock + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxstatus + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxbufstatus + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_bufgtdiv + + out + + 8 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_txeq_ctrl + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_txeq_preset + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_rst_fsm + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_txeq_fsm + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_rxeq_fsm + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_rst_idle + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_rrst_n + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_prst_n + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_ch_gt_drpclk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_gen34_eios_det + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txoutclk + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txoutclkfabric + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxoutclkfabric + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txoutclkpcs + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxoutclkpcs + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txpmareset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxpmareset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_txpcsreset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxpcsreset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxbufreset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxcdrreset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxdfelpmreset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_txprogdivresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txpmaresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txsyncdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxprbslocked + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_ch_gt_drpaddr + + in + + 79 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_ch_gt_drpen + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_ch_gt_drpdi + + in + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_ch_gt_drpwe + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_ch_gt_drpdo + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_ch_gt_drprdy + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drp_rdy + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + drp_do + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drp_clk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 1 + + + + + + false + + + + + + drp_en + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drp_we + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drp_addr + + in + + 9 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drp_di + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gtrefclk01_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtrefclk00_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcierateqpll0_in + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcierateqpll1_in + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll0pd_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll0reset_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll1pd_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll1reset_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rcalenb_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll0lock_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll0outclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll0outrefclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll1lock_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll1outclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll1outrefclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll0freqlock_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll1freqlock_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcierateqpllpd_out + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcierateqpllreset_out + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gtwiz_reset_rx_done_in + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtwiz_reset_tx_done_in + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtwiz_userclk_rx_active_in + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtwiz_userclk_tx_active_in + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + loopback_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxpd_in + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxprbssel_in + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxrate_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txctrl0_in + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txctrl1_in + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txctrl2_in + + out + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdata_in + + out + + 1023 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdeemph_in + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdiffctrl_in + + out + + 39 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txprbssel_in + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txprecursor_in + + out + + 39 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txrate_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txmaincursor_in + + out + + 55 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txmargin_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txoutclksel_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txpd_in + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txpostcursor_in + + out + + 39 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cpllfreqlock_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cpllpd_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cpllreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + dmonfiforeset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + dmonitorclk_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + eyescanreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtrefclk0_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtrxreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txpisopd_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gttxreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcieeqrxeqadaptdone_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcierstidle_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pciersttxsyncstart_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcieuserratedone_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + resetovrd_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rx8b10ben_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxbufreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxcdrfreqreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxcdrhold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxcdrreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxcommadeten_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfeagchold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfecfokhold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfekhhold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfelfhold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfelpmreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap10hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap11hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap12hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap13hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap14hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap15hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap2hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap3hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap4hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap5hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap6hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap7hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap8hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap9hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfeuthold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfevphold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmen_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmgchold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmhfhold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmlfhold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmoshold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxmcommaalignen_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxoshold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxpcommaalignen_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxpcsreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxpmareset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxpolarity_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxprbscntreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxprogdivreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxslide_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxtermination_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxuserrdy_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxusrclk2_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxusrclk_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + tx8b10ben_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdetectrx_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlybypass_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlyen_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlyhold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlyovrden_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlysreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlyupdown_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txelecidle_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txpcsreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphalign_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphalignen_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphdlypd_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphdlyreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphdlytstclk_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphinit_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphovrden_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxratemode_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txpmareset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txprbsforceerr_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txprogdivreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txpdelecidlemode_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txswing_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txsyncallin_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txsyncin_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txsyncmode_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txuserrdy_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txusrclk2_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txusrclk_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxclkcorcnt_out + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtcemask_out + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtrstmask_out + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxbufstatus_out + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxstatus_out + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxctrl2_out + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxctrl3_out + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtdiv_out + + in + + 71 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + dmonitorout_out + + in + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxctrl0_out + + in + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxctrl1_out + + in + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxdata_out + + in + + 1023 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtreset_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtce_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cplllock_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gtpowergood_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcierategen3_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcierateidle_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pciesynctxsyncdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcieusergen3rdy_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcieuserphystatusrst_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcieuserratestart_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + phystatus_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxbyteisaligned_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxbyterealign_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxcdrlock_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxcommadet_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxphaligndone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxpmaresetdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxdlysresetdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxelecidle_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxoutclk_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxoutclkfabric_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxoutclkpcs_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxprbserr_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxprbslocked_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxratedone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxrecclkout_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxresetdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxsyncdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txdlysresetdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxvalid_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txoutclk_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txoutclkfabric_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txoutclkpcs_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txphaligndone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txphinitdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txpmaresetdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txprgdivresetdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txresetdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txsyncdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txsyncout_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_bufg_gt_ce + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_bufg_gt_reset + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_rst_idle + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_txoutclk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_bufgtcemask + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_gt_bufgtrstmask + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_bufgtdiv + + out + + 8 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_pclk2_gt + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_int_clock + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_pclk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_phy_pclk2 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_phy_coreclk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_phy_userclk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_phy_mcapclk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drpaddr_in + + out + + 79 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drpen_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drpdi_in + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drpwe_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drprst_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drpdo_out + + in + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drprdy_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drpclk_in + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cap_req + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cap_gnt + + in + + + std_logic + xilinx_elaboratesubcores + + + + 1 + + + + + + false + + + + + + cap_rel + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + mcap_design_switch + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + free_run_clock + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_drp_clk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + mcap_clk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + core_clk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_rdy_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + ats_pri_en + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_ctl_in_tx0 + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_debug_ctl_in_tx1 + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_debug_ctl_in_rx0 + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_debug_ctl_in_rx1 + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_debug_ltssm_rec_spd_1 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_debug_ltssm_pol_act + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_debug_ctl_vec4 + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_debug_mux_ctl + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_debug_debug_out_128_0 + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_debug_out_ext_16_0 + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_debug_out_128_1 + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_debug_out_ext_16_1 + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_debug_out_128_2 + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_debug_out_ext_16_2 + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_debug_out_128_3 + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_debug_out_ext_16_3 + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_inject_tx_status + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_inject_rx_status + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + + + PL_LINK_CAP_MAX_LINK_SPEED + Pl Link Cap Max Link Speed + 4 + + + PL_LINK_CAP_MAX_LINK_WIDTH + Pl Link Cap Max Link Width + 8 + + + CRM_USER_CLK_FREQ + User Clk Freq + 2 + + + CRM_CORE_CLK_FREQ_500 + Core Clk Freq + TRUE + + + PLL_TYPE + PLL Type + 2 + + + PF0_LINK_CAP_ASPM_SUPPORT + ASPM Support + 0 + + + AXI4_DATA_WIDTH + C Data Width + 256 + + + PHY_REFCLK_FREQ + Ref Clk Freq + 0 + + + AXI4_TKEEP_WIDTH + Keep Width + 8 + + + AXI4_RQ_TUSER_WIDTH + RQ User Width + 62 + + + AXI4_CQ_TUSER_WIDTH + CQ User Width + 88 + + + AXI4_RC_TUSER_WIDTH + RC User Width + 75 + + + AXI4_CC_TUSER_WIDTH + CC User Width + 33 + + + AXIS_CCIX_RX_TDATA_WIDTH + CCIX Rx Data Width + 256 + + + AXIS_CCIX_RX_TUSER_WIDTH + CCIX Rx User Width + 47 + + + AXIS_CCIX_TX_TDATA_WIDTH + CCIX Tx Data Width + 256 + + + AXIS_CCIX_TX_TUSER_WIDTH + CCIX Tx User Width + 47 + + + ARI_CAP_ENABLE + Ari Cap Enable + FALSE + + + PF0_ARI_CAP_NEXT_FUNC + Pf0 ARI Cap Next Func + 0x00 + + + PF1_ARI_CAP_NEXT_FUNC + Pf1 ARI Cap Next Func + 0x00 + + + PF2_ARI_CAP_NEXT_FUNC + Pf2 ARI Cap Next Func + 0x00 + + + PF3_ARI_CAP_NEXT_FUNC + Pf3 ARI Cap Next Func + 0x00 + + + AXISTEN_IF_CC_ALIGNMENT_MODE + Axisten If Cc Alignment Mode + 0x1 + + + AXISTEN_IF_CQ_ALIGNMENT_MODE + Axisten If Cq Alignment Mode + 0x1 + + + AXISTEN_IF_RC_ALIGNMENT_MODE + Axisten If Rc Alignment Mode + 0x0 + + + AXISTEN_IF_RQ_ALIGNMENT_MODE + Axisten If Rq Alignment Mode + 0x0 + + + AXISTEN_IF_EXT_512_CQ_STRADDLE + Axisten If CQ Straddle + FALSE + + + AXISTEN_IF_EXT_512_CC_STRADDLE + Axisten If CC Straddle + FALSE + + + AXISTEN_IF_EXT_512_RQ_STRADDLE + Axisten If RQ Straddle + FALSE + + + AXISTEN_IF_EXT_512_RC_STRADDLE + Axisten If RC Straddle + FALSE + + + AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE + Axisten If 512 4TLP/2TLP Rc Straddle + FALSE + + + AXISTEN_IF_RC_STRADDLE + Axisten If Rc Straddle + TRUE + + + PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE + Pf0 Aer Cap Ecrc Gen and Check Capable + FALSE + + + PF0_AER_CAP_NEXTPTR + Pf0 Aer Cap Nextptr + 0x1C0 + + + PF0_PCIE_CAP_NEXTPTR + pcie Nextptr + 0x000 + + + PF1_PCIE_CAP_NEXTPTR + pcie Nextptr + 0x000 + + + PF2_PCIE_CAP_NEXTPTR + pcie Nextptr + 0x000 + + + PF3_PCIE_CAP_NEXTPTR + pcie Nextptr + 0x000 + + + VF0_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR + vf0 ext space Nextptr + 0x000 + + + VF1_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR + vf1/ ext space Nextptr + 0x000 + + + VF2_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR + vf2 ext space Nextptr + 0x000 + + + VF3_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR + vf3 ext space Nextptr + 0x000 + + + PF0_ARI_CAP_NEXTPTR + Pf0 Ari Cap Nextptr + 0x1C0 + + + PF0_BAR0_APERTURE_SIZE + Pf0 Bar0 Aperture Size + 0x009 + + + PF0_BAR0_CONTROL + Pf0 Bar0 Control + 0x4 + + + PF0_BAR1_APERTURE_SIZE + Pf0 Bar1 Aperture Size + 0x000 + + + PF0_BAR1_CONTROL + Pf0 Bar1 Control + 0x0 + + + PF0_BAR2_APERTURE_SIZE + Pf0 Bar2 Aperture Size + 0x000 + + + PF0_BAR2_CONTROL + Pf0 Bar2 Control + 0x0 + + + PF0_BAR3_APERTURE_SIZE + Pf0 Bar3 Aperture Size + 0x000 + + + PF0_BAR3_CONTROL + Pf0 Bar3 Control + 0x0 + + + PF0_BAR4_APERTURE_SIZE + Pf0 Bar4 Aperture Size + 0x000 + + + PF0_BAR4_CONTROL + Pf0 Bar4 Control + 0x0 + + + PF0_BAR5_APERTURE_SIZE + Pf0 Bar5 Aperture Size + 0x000 + + + PF0_BAR5_CONTROL + Pf0 Bar5 Control + 0x0 + + + PF0_CAPABILITY_POINTER + Pf0 Capability Pointer + 0x40 + + + PF0_CLASS_CODE + Pf0 Class Code + 0x070001 + + + PF0_VENDOR_ID + Pf0 Vendor Id + 0x10EE + + + PF0_DEVICE_ID + Pf0 Device Id + 0x9038 + + + PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT + Pf0 Dev Cap2 128b Cas Atomic Completer Support + FALSE + + + PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT + Pf0 Dev Cap2 32b Atomic Completer Support + FALSE + + + PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT + Pf0 Dev Cap2 64b Atomic Completer Support + FALSE + + + PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT + Pf0 Dev Cap2 Tph Completer Support + FALSE + + + PF0_DEV_CAP_EXT_TAG_SUPPORTED + Pf0 Dev Cap Ext Tag Supported + TRUE + + + PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE + Pf0 Dev Cap Function Level Reset Capable + FALSE + + + PF0_DEV_CAP_MAX_PAYLOAD_SIZE + Pf0 Dev Cap Max Payload Size + 0x3 + + + DSN_CAP_ENABLE + Dsn Cap Enable + FALSE + + + PF0_VC_CAP_ENABLE + Vc Cap Enable + TRUE + + + PF0_DSN_CAP_NEXTPTR + Pf0 Dsn Cap Nextptr + 0x1C0 + + + PF0_EXPANSION_ROM_APERTURE_SIZE + Pf0 Expansion Rom Aperture Size + 0x000 + + + PF0_EXPANSION_ROM_ENABLE + Pf0 Expansion Rom Enable + FALSE + + + PF0_INTERRUPT_PIN + Pf0 Interrupt Pin + 0x1 + + + PF0_LINK_STATUS_SLOT_CLOCK_CONFIG + Pf0 Link Status Slot Clock Config + TRUE + + + PF0_MSIX_CAP_NEXTPTR + Pf0 Msix Cap Nextptr + 0x70 + + + PF0_MSIX_CAP_PBA_BIR + Pf0 Msix Cap Pba Bir + 0 + + + PF0_MSIX_CAP_PBA_OFFSET + Pf0 Msix Cap Pba Offset + 0x00000000 + + + PF0_MSIX_CAP_TABLE_BIR + Pf0 Msix Cap Table Bir + 0 + + + PF0_MSIX_CAP_TABLE_OFFSET + Pf0 Msix Cap Table Offset + 0x00000000 + + + PF0_MSIX_CAP_TABLE_SIZE + Pf0 Msix Cap Table Size + 0x000 + + + PF0_MSI_CAP_MULTIMSGCAP + Pf0 Msi Cap Multimsgcap + 0 + + + PF0_MSI_CAP_NEXTPTR + Pf0 Msi Cap Nextptr + 0x70 + + + PF0_PM_CAP_NEXTPTR + Pf0 Pm Cap Nextptr + 0x48 + + + PF0_PM_CAP_PMESUPPORT_D0 + Pf0 Pm Cap Pmesupport D0 + FALSE + + + PF0_PM_CAP_PMESUPPORT_D1 + Pf0 Pm Cap Pmesupport D1 + FALSE + + + PF0_PM_CAP_PMESUPPORT_D3HOT + Pf0 Pm Cap Pmesupport D3hot + FALSE + + + PF0_PM_CAP_SUPP_D1_STATE + Pf0 Pm Cap Supp D1 State + FALSE + + + PF0_REVISION_ID + Pf0 Revision Id + 0x00 + + + PF0_SRIOV_BAR0_APERTURE_SIZE + Pf0 Sriov Bar0 Aperture Size + 0x00 + + + PF0_SRIOV_BAR0_CONTROL + Pf0 Sriov Bar0 Control + 0x0 + + + PF0_SRIOV_BAR1_APERTURE_SIZE + Pf0 Sriov Bar1 Aperture Size + 0x00 + + + PF0_SRIOV_BAR1_CONTROL + Pf0 Sriov Bar1 Control + 0x0 + + + PF0_SRIOV_BAR2_APERTURE_SIZE + Pf0 Sriov Bar2 Aperture Size + 0x00 + + + PF0_SRIOV_BAR2_CONTROL + Pf0 Sriov Bar2 Control + 0x0 + + + PF0_SRIOV_BAR3_APERTURE_SIZE + Pf0 Sriov Bar3 Aperture Size + 0x00 + + + PF0_SRIOV_BAR3_CONTROL + Pf0 Sriov Bar3 Control + 0x0 + + + PF0_SRIOV_BAR4_APERTURE_SIZE + Pf0 Sriov Bar4 Aperture Size + 0x00 + + + PF0_SRIOV_BAR4_CONTROL + Pf0 Sriov Bar4 Control + 0x0 + + + PF0_SRIOV_BAR5_APERTURE_SIZE + Pf0 Sriov Bar5 Aperture Size + 0x00 + + + PF0_SRIOV_BAR5_CONTROL + Pf0 Sriov Bar5 Control + 0x0 + + + PF0_SRIOV_CAP_INITIAL_VF + Pf0 Sriov Cap Initial Vf + 0x0000 + + + PF0_SRIOV_CAP_NEXTPTR + Pf0 Sriov Cap Nextptr + 0x1F0 + + + PF0_SRIOV_CAP_TOTAL_VF + Pf0 Sriov Cap Total Vf + 0x0000 + + + PF0_SRIOV_CAP_VER + Pf0 Sriov Cap Ver + 0x1 + + + PF0_SRIOV_FIRST_VF_OFFSET + Pf0 Sriov First Vf Offset + 0x0000 + + + PF0_SRIOV_FUNC_DEP_LINK + Pf0 Sriov Func Dep Link + 0x0000 + + + PF0_SRIOV_SUPPORTED_PAGE_SIZE + Pf0 Sriov Supported Page Size + 0x00000553 + + + PF0_SRIOV_VF_DEVICE_ID + Pf0 Sriov Vf Device Id + 0x0000 + + + PF0_SUBSYSTEM_VENDOR_ID + Pf0 Subsystem Vendor Id + 0x10EE + + + PF0_SUBSYSTEM_ID + Pf0 Subsystem Id + 0x0007 + + + PF0_TPHR_CAP_ENABLE + Pf0 Tphr Cap Enable + FALSE + + + PF0_TPHR_CAP_NEXTPTR + Pf0 Tphr Cap Nextptr + 0x000 + + + PF0_TPHR_CAP_ST_MODE_SEL + Pf0 Tphr Cap St Mode Sel + 0x0 + + + PF0_TPHR_CAP_ST_TABLE_LOC + Pf0 Tphr Cap St Table Loc + 0x0 + + + PF0_TPHR_CAP_ST_TABLE_SIZE + Pf0 Tphr Cap St Table Size + 0x000 + + + PF0_TPHR_CAP_VER + Pf0 Tphr Cap Ver + 0x1 + + + PF1_TPHR_CAP_ST_MODE_SEL + Pf1 Tphr Cap St Mode Sel + 0x0 + + + PF2_TPHR_CAP_ST_MODE_SEL + Pf2 Tphr Cap St Mode Sel + 0x0 + + + PF3_TPHR_CAP_ST_MODE_SEL + Pf3 Tphr Cap St Mode Sel + 0x0 + + + PF0_TPHR_CAP_DEV_SPECIFIC_MODE + Pf0 Tphr Cap Dev Specific Mode + TRUE + + + PF0_TPHR_CAP_INT_VEC_MODE + Pf0 Tphr Cap Int Vec Mode + FALSE + + + PF0_SECONDARY_PCIE_CAP_NEXTPTR + Secondary Pcie Extended Capability Nextptr + 0x1F0 + + + MCAP_CAP_NEXTPTR + MCAP Cap Nextptr + 0x000 + + + PF0_VC_CAP_NEXTPTR + Pf0 Vc Cap Nextptr + 0x000 + + + SPARE_WORD1 + Secondary Pcie Extended Capability Nextptr + 0x00000000 + + + PF1_AER_CAP_NEXTPTR + Pf1 Aer Cap Nextptr + 0x000 + + + PF1_ARI_CAP_NEXTPTR + Pf1 Ari Cap Nextptr + 0x000 + + + PF1_BAR0_APERTURE_SIZE + Pf1 Bar0 Aperture Size + 0x009 + + + PF1_BAR0_CONTROL + Pf1 Bar0 Control + 0x4 + + + PF1_BAR1_APERTURE_SIZE + Pf1 Bar1 Aperture Size + 0x000 + + + PF1_BAR1_CONTROL + Pf1 Bar1 Control + 0x0 + + + PF1_BAR2_APERTURE_SIZE + Pf1 Bar2 Aperture Size + 0x000 + + + PF1_BAR2_CONTROL + Pf1 Bar2 Control + 0x0 + + + PF1_BAR3_APERTURE_SIZE + Pf1 Bar3 Aperture Size + 0x000 + + + PF1_BAR3_CONTROL + Pf1 Bar3 Control + 0x0 + + + PF1_BAR4_APERTURE_SIZE + Pf1 Bar4 Aperture Size + 0x000 + + + PF1_BAR4_CONTROL + Pf1 Bar4 Control + 0x0 + + + PF1_BAR5_APERTURE_SIZE + Pf1 Bar5 Aperture Size + 0x000 + + + PF1_BAR5_CONTROL + Pf1 Bar5 Control + 0x0 + + + PF1_CAPABILITY_POINTER + Pf1 Capability Pointer + 0x40 + + + PF1_CLASS_CODE + Pf1 Class Code + 0x058000 + + + PF1_DEVICE_ID + Pf1 Device Id + 0x9011 + + + PF1_DEV_CAP_MAX_PAYLOAD_SIZE + Pf1 Dev Cap Max Payload Size + 0x3 + + + PF1_DSN_CAP_NEXTPTR + Pf1 Dsn Cap Nextptr + 0x000 + + + PF1_EXPANSION_ROM_APERTURE_SIZE + Pf1 Expansion Rom Aperture Size + 0x000 + + + PF1_EXPANSION_ROM_ENABLE + Pf1 Expansion Rom Enable + FALSE + + + PF1_INTERRUPT_PIN + Pf1 Interrupt Pin + 0x0 + + + PF1_MSIX_CAP_NEXTPTR + Pf1 Msix Cap Nextptr + 0x70 + + + PF1_MSIX_CAP_PBA_BIR + Pf1 Msix Cap Pba Bir + 0 + + + PF1_MSIX_CAP_PBA_OFFSET + Pf1 Msix Cap Pba Offset + 0x00000000 + + + PF1_MSIX_CAP_TABLE_BIR + Pf1 Msix Cap Table Bir + 0 + + + PF1_MSIX_CAP_TABLE_OFFSET + Pf1 Msix Cap Table Offset + 0x00000000 + + + PF1_MSIX_CAP_TABLE_SIZE + Pf1 Msix Cap Table Size + 0x000 + + + PF1_MSI_CAP_MULTIMSGCAP + Pf1 Msi Cap Multimsgcap + 0 + + + PF1_MSI_CAP_NEXTPTR + Pf1 Msi Cap Nextptr + 0x70 + + + PF1_PM_CAP_NEXTPTR + Pf1 Pm Cap Nextptr + 0x70 + + + PF1_REVISION_ID + Pf1 Revision Id + 0x00 + + + PF1_SRIOV_BAR0_APERTURE_SIZE + Pf1 Sriov Bar0 Aperture Size + 0x00 + + + PF1_SRIOV_BAR0_CONTROL + Pf1 Sriov Bar0 Control + 0x0 + + + PF1_SRIOV_BAR1_APERTURE_SIZE + Pf1 Sriov Bar1 Aperture Size + 0x00 + + + PF1_SRIOV_BAR1_CONTROL + Pf1 Sriov Bar1 Control + 0x0 + + + PF1_SRIOV_BAR2_APERTURE_SIZE + Pf1 Sriov Bar2 Aperture Size + 0x00 + + + PF1_SRIOV_BAR2_CONTROL + Pf1 Sriov Bar2 Control + 0x0 + + + PF1_SRIOV_BAR3_APERTURE_SIZE + Pf1 Sriov Bar3 Aperture Size + 0x00 + + + PF1_SRIOV_BAR3_CONTROL + Pf1 Sriov Bar3 Control + 0x0 + + + PF1_SRIOV_BAR4_APERTURE_SIZE + Pf1 Sriov Bar4 Aperture Size + 0x00 + + + PF1_SRIOV_BAR4_CONTROL + Pf1 Sriov Bar4 Control + 0x0 + + + PF1_SRIOV_BAR5_APERTURE_SIZE + Pf1 Sriov Bar5 Aperture Size + 0x00 + + + PF1_SRIOV_BAR5_CONTROL + Pf1 Sriov Bar5 Control + 0x0 + + + PF1_SRIOV_CAP_INITIAL_VF + Pf1 Sriov Cap Initial Vf + 0x0000 + + + PF1_SRIOV_CAP_NEXTPTR + Pf1 Sriov Cap Nextptr + 0x000 + + + PF1_SRIOV_CAP_TOTAL_VF + Pf1 Sriov Cap Total Vf + 0x0000 + + + PF1_SRIOV_CAP_VER + Pf1 Sriov Cap Ver + 0x1 + + + PF1_SRIOV_FIRST_VF_OFFSET + Pf1 Sriov First Vf Offset + 0x0000 + + + PF1_SRIOV_FUNC_DEP_LINK + Pf1 Sriov Func Dep Link + 0x0001 + + + PF1_SRIOV_SUPPORTED_PAGE_SIZE + Pf1 Sriov Supported Page Size + 0x00000553 + + + PF1_SRIOV_VF_DEVICE_ID + Pf1 Sriov Vf Device Id + 0x0000 + + + PF1_SUBSYSTEM_ID + Pf1 Subsystem Id + 0x0007 + + + PF1_TPHR_CAP_NEXTPTR + Pf1 Tphr Cap Nextptr + 0x000 + + + PF2_AER_CAP_NEXTPTR + Pf2 Aer Cap Nextptr + 0x000 + + + PF2_ARI_CAP_NEXTPTR + Pf2 Ari Cap Nextptr + 0x000 + + + PF2_BAR0_APERTURE_SIZE + Pf2 Bar0 Aperture Size + 0x009 + + + PF2_BAR0_CONTROL + Pf2 Bar0 Control + 0x4 + + + PF2_BAR1_APERTURE_SIZE + Pf2 Bar1 Aperture Size + 0x000 + + + PF2_BAR1_CONTROL + Pf2 Bar1 Control + 0x0 + + + PF2_BAR2_APERTURE_SIZE + Pf2 Bar2 Aperture Size + 0x000 + + + PF2_BAR2_CONTROL + Pf2 Bar2 Control + 0x0 + + + PF2_BAR3_APERTURE_SIZE + Pf2 Bar3 Aperture Size + 0x000 + + + PF2_BAR3_CONTROL + Pf2 Bar3 Control + 0x0 + + + PF2_BAR4_APERTURE_SIZE + Pf2 Bar4 Aperture Size + 0x000 + + + PF2_BAR4_CONTROL + Pf2 Bar4 Control + 0x0 + + + PF2_BAR5_APERTURE_SIZE + Pf2 Bar5 Aperture Size + 0x000 + + + PF2_BAR5_CONTROL + Pf2 Bar5 Control + 0x0 + + + PF2_CAPABILITY_POINTER + Pf2 Capability Pointer + 0x40 + + + PF2_CLASS_CODE + Pf2 Class Code + 0x058000 + + + PF2_DEVICE_ID + Pf2 Device Id + 0x9438 + + + PF2_DEV_CAP_MAX_PAYLOAD_SIZE + Pf2 Dev Cap Max Payload Size + 0x3 + + + PF2_DSN_CAP_NEXTPTR + Pf2 Dsn Cap Nextptr + 0x000 + + + PF2_EXPANSION_ROM_APERTURE_SIZE + Pf2 Expansion Rom Aperture Size + 0x000 + + + PF2_EXPANSION_ROM_ENABLE + Pf2 Expansion Rom Enable + FALSE + + + PF2_INTERRUPT_PIN + Pf2 Interrupt Pin + 0x0 + + + PF2_MSIX_CAP_NEXTPTR + Pf2 Msix Cap Nextptr + 0x70 + + + PF2_MSIX_CAP_PBA_BIR + Pf2 Msix Cap Pba Bir + 0 + + + PF2_MSIX_CAP_PBA_OFFSET + Pf2 Msix Cap Pba Offset + 0x00000000 + + + PF2_MSIX_CAP_TABLE_BIR + Pf2 Msix Cap Table Bir + 0 + + + PF2_MSIX_CAP_TABLE_OFFSET + Pf2 Msix Cap Table Offset + 0x00000000 + + + PF2_MSIX_CAP_TABLE_SIZE + Pf2 Msix Cap Table Size + 0x000 + + + PF2_MSI_CAP_MULTIMSGCAP + Pf2 Msi Cap Multimsgcap + 0 + + + PF2_MSI_CAP_NEXTPTR + Pf2 Msi Cap Nextptr + 0x70 + + + PF2_PM_CAP_NEXTPTR + Pf2 Pm Cap Nextptr + 0x70 + + + PF2_REVISION_ID + Pf2 Revision Id + 0x00 + + + PF2_SRIOV_BAR0_APERTURE_SIZE + Pf2 Sriov Bar0 Aperture Size + 0x00 + + + PF2_SRIOV_BAR0_CONTROL + Pf2 Sriov Bar0 Control + 0x0 + + + PF2_SRIOV_BAR1_APERTURE_SIZE + Pf2 Sriov Bar1 Aperture Size + 0x00 + + + PF2_SRIOV_BAR1_CONTROL + Pf2 Sriov Bar1 Control + 0x0 + + + PF2_SRIOV_BAR2_APERTURE_SIZE + Pf2 Sriov Bar2 Aperture Size + 0x00 + + + PF2_SRIOV_BAR2_CONTROL + Pf2 Sriov Bar2 Control + 0x0 + + + PF2_SRIOV_BAR3_APERTURE_SIZE + Pf2 Sriov Bar3 Aperture Size + 0x00 + + + PF2_SRIOV_BAR3_CONTROL + Pf2 Sriov Bar3 Control + 0x0 + + + PF2_SRIOV_BAR4_APERTURE_SIZE + Pf2 Sriov Bar4 Aperture Size + 0x00 + + + PF2_SRIOV_BAR4_CONTROL + Pf2 Sriov Bar4 Control + 0x0 + + + PF2_SRIOV_BAR5_APERTURE_SIZE + Pf2 Sriov Bar5 Aperture Size + 0x00 + + + PF2_SRIOV_BAR5_CONTROL + Pf2 Sriov Bar5 Control + 0x0 + + + PF2_SRIOV_CAP_INITIAL_VF + Pf2 Sriov Cap Initial Vf + 0x0000 + + + PF2_SRIOV_CAP_NEXTPTR + Pf2 Sriov Cap Nextptr + 0x000 + + + PF2_SRIOV_CAP_TOTAL_VF + Pf2 Sriov Cap Total Vf + 0x0000 + + + PF2_SRIOV_CAP_VER + Pf2 Sriov Cap Ver + 0x1 + + + PF2_SRIOV_FIRST_VF_OFFSET + Pf2 Sriov First Vf Offset + 0x0000 + + + PF2_SRIOV_FUNC_DEP_LINK + Pf2 Sriov Func Dep Link + 0x0002 + + + PF2_SRIOV_SUPPORTED_PAGE_SIZE + Pf2 Sriov Supported Page Size + 0x00000553 + + + PF2_SRIOV_VF_DEVICE_ID + Pf2 Sriov Vf Device Id + 0x0000 + + + PF2_SUBSYSTEM_ID + Pf2 Subsystem Id + 0x0007 + + + PF2_TPHR_CAP_NEXTPTR + Pf2 Tphr Cap Nextptr + 0x000 + + + PF3_AER_CAP_NEXTPTR + Pf3 Aer Cap Nextptr + 0x000 + + + PF3_ARI_CAP_NEXTPTR + Pf3 Ari Cap Nextptr + 0x000 + + + PF3_BAR0_APERTURE_SIZE + Pf3 Bar0 Aperture Size + 0x009 + + + PF3_BAR0_CONTROL + Pf3 Bar0 Control + 0x4 + + + PF3_BAR1_APERTURE_SIZE + Pf3 Bar1 Aperture Size + 0x000 + + + PF3_BAR1_CONTROL + Pf3 Bar1 Control + 0x0 + + + PF3_BAR2_APERTURE_SIZE + Pf3 Bar2 Aperture Size + 0x000 + + + PF3_BAR2_CONTROL + Pf3 Bar2 Control + 0x0 + + + PF3_BAR3_APERTURE_SIZE + Pf3 Bar3 Aperture Size + 0x000 + + + PF3_BAR3_CONTROL + Pf3 Bar3 Control + 0x0 + + + PF3_BAR4_APERTURE_SIZE + Pf3 Bar4 Aperture Size + 0x000 + + + PF3_BAR4_CONTROL + Pf3 Bar4 Control + 0x0 + + + PF3_BAR5_APERTURE_SIZE + Pf3 Bar5 Aperture Size + 0x000 + + + PF3_BAR5_CONTROL + Pf3 Bar5 Control + 0x0 + + + PF3_CAPABILITY_POINTER + Pf3 Capability Pointer + 0x40 + + + PF3_CLASS_CODE + Pf3 Class Code + 0x058000 + + + PF3_DEVICE_ID + Pf3 Device Id + 0x9638 + + + PF3_DEV_CAP_MAX_PAYLOAD_SIZE + Pf3 Dev Cap Max Payload Size + 0x3 + + + PF3_DSN_CAP_NEXTPTR + Pf3 Dsn Cap Nextptr + 0x000 + + + PF3_EXPANSION_ROM_APERTURE_SIZE + Pf3 Expansion Rom Aperture Size + 0x000 + + + PF3_EXPANSION_ROM_ENABLE + Pf3 Expansion Rom Enable + FALSE + + + PF3_INTERRUPT_PIN + Pf3 Interrupt Pin + 0x0 + + + PF3_MSIX_CAP_NEXTPTR + Pf3 Msix Cap Nextptr + 0x70 + + + PF3_MSIX_CAP_PBA_BIR + Pf3 Msix Cap Pba Bir + 0 + + + PF3_MSIX_CAP_PBA_OFFSET + Pf3 Msix Cap Pba Offset + 0x00000000 + + + PF3_MSIX_CAP_TABLE_BIR + Pf3 Msix Cap Table Bir + 0 + + + PF3_MSIX_CAP_TABLE_OFFSET + Pf3 Msix Cap Table Offset + 0x00000000 + + + PF3_MSIX_CAP_TABLE_SIZE + Pf3 Msix Cap Table Size + 0x000 + + + PF3_MSI_CAP_MULTIMSGCAP + Pf3 Msi Cap Multimsgcap + 0 + + + PF3_MSI_CAP_NEXTPTR + Pf3 Msi Cap Nextptr + 0x70 + + + PF3_PM_CAP_NEXTPTR + Pf3 Pm Cap Nextptr + 0x70 + + + PF3_REVISION_ID + Pf3 Revision Id + 0x00 + + + PF3_SRIOV_BAR0_APERTURE_SIZE + Pf3 Sriov Bar0 Aperture Size + 0x00 + + + PF3_SRIOV_BAR0_CONTROL + Pf3 Sriov Bar0 Control + 0x0 + + + PF3_SRIOV_BAR1_APERTURE_SIZE + Pf3 Sriov Bar1 Aperture Size + 0x00 + + + PF3_SRIOV_BAR1_CONTROL + Pf3 Sriov Bar1 Control + 0x0 + + + PF3_SRIOV_BAR2_APERTURE_SIZE + Pf3 Sriov Bar2 Aperture Size + 0x00 + + + PF3_SRIOV_BAR2_CONTROL + Pf3 Sriov Bar2 Control + 0x0 + + + PF3_SRIOV_BAR3_APERTURE_SIZE + Pf3 Sriov Bar3 Aperture Size + 0x00 + + + PF3_SRIOV_BAR3_CONTROL + Pf3 Sriov Bar3 Control + 0x0 + + + PF3_SRIOV_BAR4_APERTURE_SIZE + Pf3 Sriov Bar4 Aperture Size + 0x00 + + + PF3_SRIOV_BAR4_CONTROL + Pf3 Sriov Bar4 Control + 0x0 + + + PF3_SRIOV_BAR5_APERTURE_SIZE + Pf3 Sriov Bar5 Aperture Size + 0x00 + + + PF3_SRIOV_BAR5_CONTROL + Pf3 Sriov Bar5 Control + 0x0 + + + PF3_SRIOV_CAP_INITIAL_VF + Pf3 Sriov Cap Initial Vf + 0x0000 + + + PF3_SRIOV_CAP_NEXTPTR + Pf3 Sriov Cap Nextptr + 0x000 + + + PF3_SRIOV_CAP_TOTAL_VF + Pf3 Sriov Cap Total Vf + 0x0000 + + + PF3_SRIOV_CAP_VER + Pf3 Sriov Cap Ver + 0x1 + + + PF3_SRIOV_FIRST_VF_OFFSET + Pf3 Sriov First Vf Offset + 0x0000 + + + PF3_SRIOV_FUNC_DEP_LINK + Pf3 Sriov Func Dep Link + 0x0003 + + + PF3_SRIOV_SUPPORTED_PAGE_SIZE + Pf3 Sriov Supported Page Size + 0x00000553 + + + PF3_SRIOV_VF_DEVICE_ID + Pf3 Sriov Vf Device Id + 0x0000 + + + PF3_SUBSYSTEM_ID + Pf3 Subsystem Id + 0x0007 + + + PF3_TPHR_CAP_NEXTPTR + Pf3 Tphr Cap Nextptr + 0x000 + + + PL_UPSTREAM_FACING + Pl Upstream Facing + TRUE + + + PL_DISABLE_LANE_REVERSAL + Pl Disable Lane Reversal + TRUE + + + PF0_MSI_CAP_PERVECMASKCAP + en pf0 msi per vec masking + FALSE + + + PF1_MSI_CAP_PERVECMASKCAP + en pf1 msi per vec masking + FALSE + + + PF2_MSI_CAP_PERVECMASKCAP + en pf2 msi per vec masking + FALSE + + + PF3_MSI_CAP_PERVECMASKCAP + en pf3 msi per vec masking + FALSE + + + SRIOV_CAP_ENABLE + Sriov Cap Enable + 0x1 + + + TL_CREDITS_CD + Tl Credits Cd + 0x000 + + + TL_CREDITS_CH + Tl Credits Ch + 0x00 + + + TL_CREDITS_NPD + Tl Credits Npd + 0x004 + + + TL_CREDITS_NPH + Tl Credits Nph + 0x20 + + + TL_CREDITS_PD + Tl Credits Pd + 0x3E0 + + + TL_CREDITS_PH + Tl Credits Ph + 0x20 + + + EXTENDED_CFG_EXTEND_INTERFACE_ENABLE + Tl Extended Cfg Extend Interface Enable + FALSE + + + EXT_XVC_VSEC_ENABLE + Tl Enable to add the PCIe XVC-VSEC to the Examlpe Design + FALSE + + + LEGACY_CFG_EXTEND_INTERFACE_ENABLE + FALSE + + + ACS_EXT_CAP_ENABLE + FALSE + + + ACS_CAP_NEXTPTR + 0x000 + + + PDVSEC_NEXTPTR + 0x000 + + + TL_LEGACY_MODE_ENABLE + Tl Legacy Mode Enable + FALSE + + + TL_PF_ENABLE_REG + 0 + + + VF0_CAPABILITY_POINTER + Vf0 Capability Pointer + 0x70 + + + TL_COMPLETION_RAM_SIZE + Completion Space + 0x2 + + + gen_x0y0_xdc + Generate X0Y0 XDC + 0 + + + gen_x0y1_xdc + Generate X0Y1 XDC + 0 + + + gen_x0y2_xdc + Generate X0Y2 XDC + 0 + + + gen_x0y3_xdc + Generate X0Y3 XDC + 0 + + + gen_x0y4_xdc + Generate X0Y4 XDC + 0 + + + gen_x0y5_xdc + Generate X0Y5 XDC + 0 + + + gen_x0y6_xdc + Generate X0Y6 XDC + 0 + + + gen_x0y7_xdc + Generate X0Y7 XDC + 0 + + + gen_x1y0_xdc + Generate X1Y0 XDC + 0 + + + gen_x1y1_xdc + Generate X1Y1 XDC + 0 + + + gen_x1y2_xdc + Generate X1Y2 XDC + 0 + + + gen_x1y3_xdc + Generate X1Y3 XDC + 0 + + + gen_x1y4_xdc + Generate X1Y4 XDC + 0 + + + gen_x1y5_xdc + Generate X1Y5 XDC + 0 + + + xlnx_ref_board + Xlnx Ref Board + AU50 + + + pcie_blk_locn + Pcie Blk Locn + 6 + + + PIPE_SIM + FALSE + + + AXISTEN_IF_ENABLE_CLIENT_TAG + TRUE + + + PCIE_FAST_CONFIG + PCIE FAST CONFIG + NONE + + + EXT_STARTUP_PRIMITIVE + EXT STARTUP PRIMITIVE + FALSE + + + PL_INTERFACE + PL INTERFACE + FALSE + + + PCIE_CONFIGURATION + PCIE CONFIGURATION + FALSE + + + CFG_STATUS_IF + TRUE + + + TX_FC_IF + TRUE + + + CFG_EXT_IF + FALSE + + + CFG_FC_IF + TRUE + + + PER_FUNC_STATUS_IF + TRUE + + + CFG_MGMT_IF + TRUE + + + RCV_MSG_IF + TRUE + + + CFG_TX_MSG_IF + TRUE + + + CFG_CTL_IF + TRUE + + + CFG_PM_IF + TRUE + + + PCIE_ID_IF + FALSE + + + MSI_EN + TRUE + + + MSIX_EN + FALSE + + + PCIE4_DRP + FALSE + + + DIS_GT_WIZARD + FALSE + + + BMD_PIO_MODE + FALSE + + + SRIOV_EXD_MODE + FALSE + + + DBG_CHECKER + FALSE + + + ENABLE_IBERT + FALSE + + + GEN4_EIEOS_0S7 + TRUE + + + ENABLE_JTAG_DBG + FALSE + + + ENABLE_LTSSM_DBG + FALSE + + + TWO_PORT_SWITCH + FALSE + + + TWO_PORT_CONFIG + X8G3 + + + TRANSCEIVER_CTRL_STATUS_PORTS + FALSE + + + SHARED_LOGIC + 1 + + + GTWIZ_IN_CORE + 1 + + + GTCOM_IN_CORE + 2 + + + AXISTEN_IF_RX_PARITY_EN + FALSE + + + AXISTEN_IF_TX_PARITY_EN + FALSE + + + AXISTEN_IF_MSIX_RX_PARITY_EN + FALSE + + + LL_TX_TLP_PARITY_CHK + FALSE + + + LL_RX_TLP_PARITY_GEN + FALSE + + + TL2CFG_IF_PARITY_CHK + FALSE + + + AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE + FALSE + + + DEDICATE_PERST + FALSE + + + SYS_RESET_POLARITY + 0 + + + MCAP_ENABLEMENT + NONE + + + MCAP_FPGA_BITSTREAM_VERSION + MCAP Bitstream Version Register Value + 0x00000000 + + + EXT_CH_GT_DRP + FALSE + + + EN_GT_SELECTION + FALSE + + + SELECT_QUAD + GTY_Quad_227 + + + silicon_revision + Silicon Revision + Beta + + + DEV_PORT_TYPE + 0 + + + VFG0_MSIX_CAP_PBA_BIR + Pf0 Msix Cap Pba Bir + 0 + + + VFG0_MSIX_CAP_PBA_OFFSET + Pf0 Msix Cap Pba Offset + 0x00000000 + + + VFG0_MSIX_CAP_TABLE_BIR + Pf0 Msix Cap Table Bir + 0 + + + VFG0_MSIX_CAP_TABLE_OFFSET + Pf0 Msix Cap Table Offset + 0x00000000 + + + VFG0_MSIX_CAP_TABLE_SIZE + Pf0 Msix Cap Table Size + 0x000 + + + VFG1_MSIX_CAP_PBA_BIR + Pf0 Msix Cap Pba Bir + 0 + + + VFG1_MSIX_CAP_PBA_OFFSET + Pf0 Msix Cap Pba Offset + 0x00000000 + + + VFG1_MSIX_CAP_TABLE_BIR + Pf0 Msix Cap Table Bir + 0 + + + VFG1_MSIX_CAP_TABLE_OFFSET + Pf0 Msix Cap Table Offset + 0x00000000 + + + VFG1_MSIX_CAP_TABLE_SIZE + Pf0 Msix Cap Table Size + 0x000 + + + VFG2_MSIX_CAP_PBA_BIR + Pf0 Msix Cap Pba Bir + 0 + + + VFG2_MSIX_CAP_PBA_OFFSET + Pf0 Msix Cap Pba Offset + 0x00000000 + + + VFG2_MSIX_CAP_TABLE_BIR + Pf0 Msix Cap Table Bir + 0 + + + VFG2_MSIX_CAP_TABLE_OFFSET + Pf0 Msix Cap Table Offset + 0x00000000 + + + VFG2_MSIX_CAP_TABLE_SIZE + Pf0 Msix Cap Table Size + 0x000 + + + VFG3_MSIX_CAP_PBA_BIR + Pf0 Msix Cap Pba Bir + 0 + + + VFG3_MSIX_CAP_PBA_OFFSET + Pf0 Msix Cap Pba Offset + 0x00000000 + + + VFG3_MSIX_CAP_TABLE_BIR + Pf0 Msix Cap Table Bir + 0 + + + VFG3_MSIX_CAP_TABLE_OFFSET + Pf0 Msix Cap Table Offset + 0x00000000 + + + VFG3_MSIX_CAP_TABLE_SIZE + Pf0 Msix Cap Table Size + 0x000 + + + EN_PARITY + FALSE + + + INS_LOSS_PROFILE + ADD-IN_CARD + + + MSI_X_OPTIONS + None + + + COMPLETER_MODEL + FALSE + + + DBG_DESCRAMBLE_EN + FALSE + + + PIPE_DEBUG_EN + FALSE + + + MSI_INT + MSI Ints + 32 + + + VU9P_BOARD + FALSE + + + PHY_LP_TXPRESET + 4 + + + IS_BOARD_PROJECT + Is Board Flow Enabled + 1 + + + GT_DRP_CLK_SRC + GT DRP Clk Source + 0 + + + FREE_RUN_FREQ + Free Run Freq + 1 + + + PM_ENABLE_L23_ENTRY + FALSE + + + AWS_MODE_VALUE + aws mode value + 0 + + + AXISTEN_IF_CCIX_RX_CREDIT_LIMIT + Ccix Rx Credit Limit + 0x08 + + + AXISTEN_IF_CCIX_TX_CREDIT_LIMIT + Ccix Tx Credit Limit + 0x08 + + + AXISTEN_IF_CCIX_TX_REGISTERED_TREADY + Ccix Tx Tready Registered + FALSE + + + CCIX_DIRECT_ATTACH_MODE + Ccix Direct Attach Mode + FALSE + + + CCIX_ENABLE + Ccix Enable + FALSE + + + THREE_PORT_SWITCH + FALSE + + + CCIX_DVSEC + Ccix Dvsec Enable + FALSE + + + CCIX_VENDOR_ID + Pf0 Vendor Id + 0x1E2C + + + PF0_ATS_CAP_INV_QUEUE_DEPTH + Pf0 Ats Cap Inv Queue Depth + 0x00 + + + PF0_ATS_CAP_NEXTPTR + Pf0 Ats Cap Next Ptr + 0x000 + + + PF0_ATS_CAP_ON + Pf0 Ats Cap On + FALSE + + + PF0_PRI_CAP_NEXTPTR + Pf0 Pri Cap Next Ptr + 0x000 + + + PF0_PRI_CAP_ON + Pf0 Pri Cap On + FALSE + + + PF0_PRI_OST_PR_CAPACITY + Pf0 Pri Ost Pr Capacity + 0x00000000 + + + PF0_VC_ARB_CAPABILITY + Pf0 Vc Arb Capability + 0x0 + + + PF0_VC_ARB_TBL_OFFSET + Pf0 Vc Arb Tbl Offset + 0x31 + + + PF0_VC_EXTENDED_COUNT + Pf0 Vc Extended Count + FALSE + + + PF0_VC_LOW_PRIORITY_EXTENDED_COUNT + Pf0 Vc Low Priority Extended Count + FALSE + + + PF1_ATS_CAP_INV_QUEUE_DEPTH + Pf1 Ats Cap Inv Queue Depth + 0x00 + + + PF1_ATS_CAP_NEXTPTR + Pf1 Ats Cap Next Ptr + 0x000 + + + PF1_ATS_CAP_ON + Pf1 Ats Cap On + FALSE + + + PF1_PRI_CAP_NEXTPTR + Pf1 Pri Cap Next Ptr + 0x000 + + + PF1_PRI_CAP_ON + Pf1 Pri Cap ON + FALSE + + + PF1_PRI_OST_PR_CAPACITY + Pf1 Pri Ost Pr Capacity + 0x00000000 + + + PF2_ATS_CAP_INV_QUEUE_DEPTH + Pf2 Ats Cap Inv Queue Depth + 0x00 + + + PF2_ATS_CAP_NEXTPTR + Pf2 Ats Cap Next Ptr + 0x000 + + + PF2_ATS_CAP_ON + Pf2 Ats Cap On + FALSE + + + PF2_PRI_CAP_NEXTPTR + Pf2 Pri Cap Next Ptr + 0x000 + + + PF2_PRI_CAP_ON + Pf2 Pri Cap On + FALSE + + + PF2_PRI_OST_PR_CAPACITY + Pf2 Pri Ost Pr Capacity + 0x00000000 + + + PF3_ATS_CAP_INV_QUEUE_DEPTH + Pf3 Ats Cap Inv Queue Depth + 0x00 + + + PF3_ATS_CAP_NEXTPTR + Pf3 Ats Cap Next Ptr + 0x000 + + + PF3_ATS_CAP_ON + Pf3 Ats Cap On + FALSE + + + PF3_PRI_CAP_NEXTPTR + Pf3 Pri Cap Next Ptr + 0x000 + + + PF3_PRI_CAP_ON + Pf3 Pri Cap On + FALSE + + + PF3_PRI_OST_PR_CAPACITY + Pf3 Pri Ost Pr Capacity + 0x00000000 + + + PL_CTRL_SKP_GEN_ENABLE + Pl Ctrl Skp Gen Enable + FALSE + + + PL_CTRL_SKP_PARITY_AND_CRC_CHECK_DISABLE + Pl Ctrl Skp Parity And Crc Check Disable + TRUE + + + PL_USER_SPARE2 + Pl User Spare2 + 0x0000 + + + TL_CREDITS_CD_VC1 + Tl Credits Cd Vc1 + 0x000 + + + TL_CREDITS_CH_VC1 + Tl Credits Ch Vc1 + 0x00 + + + TL_CREDITS_NPD_VC1 + Tl Credits Npd Vc1 + 0x000 + + + TL_CREDITS_NPH_VC1 + Tl Credits Nph Vc1 + 0x01 + + + TL_CREDITS_PD_VC1 + Tl Credits Pd Vc1 + 0x1C0 + + + TL_CREDITS_PH_VC1 + Tl Credits Ph Vc1 + 0x40 + + + TL_FC_UPDATE_MIN_INTERVAL_TIME_VC1 + Tl Fc update Min Interval Time Vc1 + 0x02 + + + TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_VC1 + Tl Fc Update Min Internal Tlp Count Vc1 + 0x04 + + + TL_FEATURE_ENABLE_FC_SCALING + Tl Feature Enable Fc Scaling + FALSE + + + VFG0_ATS_CAP_INV_QUEUE_DEPTH + Vfg0 Ats Cap Inv Queue Depth + 0x00 + + + VFG0_ATS_CAP_NEXTPTR + Vfg0 Ats Cap Next Ptr + 0x000 + + + VFG0_ATS_CAP_ON + Vfg0 Ats Cap On + FALSE + + + VFG1_ATS_CAP_INV_QUEUE_DEPTH + Vfg1 Ats Cap Inv Queue Depth + 0x00 + + + VFG1_ATS_CAP_NEXTPTR + Vfg1 Ats Cap Next Ptr + 0x000 + + + VFG1_ATS_CAP_ON + Vfg1 Ats Cap On + FALSE + + + VFG2_ATS_CAP_INV_QUEUE_DEPTH + Vfg2 Ats Cap Inv Queue Depth + 0x00 + + + VFG2_ATS_CAP_NEXTPTR + Vfg2 Ats Cap Next Ptr + 0x000 + + + VFG2_ATS_CAP_ON + Vfg2 Ats Cap On + FALSE + + + VFG3_ATS_CAP_INV_QUEUE_DEPTH + Vfg3 Ats Cap Inv Queue Depth + 0x00 + + + VFG3_ATS_CAP_NEXTPTR + Vfg3 Ats Cap Next Ptr + 0x000 + + + VFG3_ATS_CAP_ON + Vfg3 Ats Cap On + FALSE + + + EXT_SYS_CLK_BUFG + FALSE + + + AXISTEN_IF_ENABLE_MSG_ROUTE + 0x20000 + + + GT_TYPE + GTY + + + TX_RX_MASTER_CHANNEL + X1Y15 + + + X1_CH_EN + X1Y15 + + + X2_CH_EN + X1Y15 X1Y14 + + + X4_CH_EN + X1Y15 X1Y14 X1Y13 X1Y12 + + + X8_CH_EN + X1Y15 X1Y14 X1Y13 X1Y12 X1Y11 X1Y10 X1Y9 X1Y8 + + + XS_CH_EN + X1Y15 X1Y14 X1Y13 X1Y12 X1Y11 X1Y10 X1Y9 X1Y8 X1Y7 X1Y6 X1Y5 X1Y4 X1Y3 X1Y2 X1Y1 X1Y0 + + + ENABLE_MORE + FALSE + + + DISABLE_BRAM_PIPELINE + FALSE + + + DISABLE_EQ_SYNCHRONIZER + FALSE + + + ENABLE_AUTO_RXEQ + FALSE + + + ENABLE_MULTIPF_AER + multi pf aer fix + FALSE + + + RBAR_ENABLE + FALSE + + + PF0_RBAR_CAP_BAR0_UPPER + PF0 Resizable BAR0 Capability upper 16 bits + 0x0000 + + + PF0_RBAR_CAP_BAR0_LOWER + PF0 Resizable BAR0 Capability lower 32 bits + 0x0000fff0 + + + PF0_RBAR_CAP_BAR1_UPPER + PF0 Resizable BAR1 Capability upper 16 bits + 0x0000 + + + PF0_RBAR_CAP_BAR1_LOWER + PF0 Resizable BAR1 Capability lower 32 bits + 0x00000000 + + + PF0_RBAR_CAP_BAR2_UPPER + PF0 Resizable BAR2 Capability upper 16 bits + 0x0000 + + + PF0_RBAR_CAP_BAR2_LOWER + PF0 Resizable BAR2 Capability lower 32 bits + 0x00000000 + + + PF0_RBAR_CAP_BAR3_UPPER + PF0 Resizable BAR3 Capability upper 16 bits + 0x0000 + + + PF0_RBAR_CAP_BAR3_LOWER + PF0 Resizable BAR3 Capability lower 32 bits + 0x00000000 + + + PF0_RBAR_CAP_BAR4_UPPER + PF0 Resizable BAR4 Capability upper 16 bits + 0x0000 + + + PF0_RBAR_CAP_BAR4_LOWER + PF0 Resizable BAR4 Capability lower 32 bits + 0x00000000 + + + PF0_RBAR_CAP_BAR5_UPPER + PF0 Resizable BAR5 Capability upper 16 bits + 0x0000 + + + PF0_RBAR_CAP_BAR5_LOWER + PF0 Resizable BAR5 Capability lower 32 bits + 0x00000000 + + + PF1_RBAR_CAP_BAR0_UPPER + PF1 Resizable BAR0 Capability upper 16 bits + 0x0000 + + + PF1_RBAR_CAP_BAR0_LOWER + PF1 Resizable BAR0 Capability lower 32 bits + 0x0000fff0 + + + PF1_RBAR_CAP_BAR1_UPPER + PF1 Resizable BAR1 Capability upper 16 bits + 0x0000 + + + PF1_RBAR_CAP_BAR1_LOWER + PF1 Resizable BAR1 Capability lower 32 bits + 0x00000000 + + + PF1_RBAR_CAP_BAR2_UPPER + PF1 Resizable BAR2 Capability upper 16 bits + 0x0000 + + + PF1_RBAR_CAP_BAR2_LOWER + PF1 Resizable BAR2 Capability lower 32 bits + 0x00000000 + + + PF1_RBAR_CAP_BAR3_UPPER + PF1 Resizable BAR3 Capability upper 16 bits + 0x0000 + + + PF1_RBAR_CAP_BAR3_LOWER + PF1 Resizable BAR3 Capability lower 32 bits + 0x00000000 + + + PF1_RBAR_CAP_BAR4_UPPER + PF1 Resizable BAR4 Capability upper 16 bits + 0x0000 + + + PF1_RBAR_CAP_BAR4_LOWER + PF1 Resizable BAR4 Capability lower 32 bits + 0x00000000 + + + PF1_RBAR_CAP_BAR5_UPPER + PF1 Resizable BAR5 Capability upper 16 bits + 0x0000 + + + PF1_RBAR_CAP_BAR5_LOWER + PF1 Resizable BAR5 Capability lower 32 bits + 0x00000000 + + + PF2_RBAR_CAP_BAR0_UPPER + PF2 Resizable BAR0 Capability upper 16 bits + 0x0000 + + + PF2_RBAR_CAP_BAR0_LOWER + PF2 Resizable BAR0 Capability lower 32 bits + 0x0000fff0 + + + PF2_RBAR_CAP_BAR1_UPPER + PF2 Resizable BAR1 Capability upper 16 bits + 0x0000 + + + PF2_RBAR_CAP_BAR1_LOWER + PF2 Resizable BAR1 Capability lower 32 bits + 0x00000000 + + + PF2_RBAR_CAP_BAR2_UPPER + PF2 Resizable BAR2 Capability upper 16 bits + 0x0000 + + + PF2_RBAR_CAP_BAR2_LOWER + PF2 Resizable BAR2 Capability lower 32 bits + 0x00000000 + + + PF2_RBAR_CAP_BAR3_UPPER + PF2 Resizable BAR3 Capability upper 16 bits + 0x0000 + + + PF2_RBAR_CAP_BAR3_LOWER + PF2 Resizable BAR3 Capability lower 32 bits + 0x00000000 + + + PF2_RBAR_CAP_BAR4_UPPER + PF2 Resizable BAR4 Capability upper 16 bits + 0x0000 + + + PF2_RBAR_CAP_BAR4_LOWER + PF2 Resizable BAR4 Capability lower 32 bits + 0x00000000 + + + PF2_RBAR_CAP_BAR5_UPPER + PF2 Resizable BAR5 Capability upper 16 bits + 0x0000 + + + PF2_RBAR_CAP_BAR5_LOWER + PF2 Resizable BAR5 Capability lower 32 bits + 0x00000000 + + + PF3_RBAR_CAP_BAR0_UPPER + PF3 Resizable BAR0 Capability upper 16 bits + 0x0000 + + + PF3_RBAR_CAP_BAR0_LOWER + PF3 Resizable BAR0 Capability lower 32 bits + 0x0000fff0 + + + PF3_RBAR_CAP_BAR1_UPPER + PF3 Resizable BAR1 Capability upper 16 bits + 0x0000 + + + PF3_RBAR_CAP_BAR1_LOWER + PF3 Resizable BAR1 Capability lower 32 bits + 0x00000000 + + + PF3_RBAR_CAP_BAR2_UPPER + PF3 Resizable BAR2 Capability upper 16 bits + 0x0000 + + + PF3_RBAR_CAP_BAR2_LOWER + PF3 Resizable BAR2 Capability lower 32 bits + 0x00000000 + + + PF3_RBAR_CAP_BAR3_UPPER + PF3 Resizable BAR3 Capability upper 16 bits + 0x0000 + + + PF3_RBAR_CAP_BAR3_LOWER + PF3 Resizable BAR3 Capability lower 32 bits + 0x00000000 + + + PF3_RBAR_CAP_BAR4_UPPER + PF3 Resizable BAR4 Capability upper 16 bits + 0x0000 + + + PF3_RBAR_CAP_BAR4_LOWER + PF3 Resizable BAR4 Capability lower 32 bits + 0x00000000 + + + PF3_RBAR_CAP_BAR5_UPPER + PF3 Resizable BAR5 Capability upper 16 bits + 0x0000 + + + PF3_RBAR_CAP_BAR5_LOWER + PF3 Resizable BAR5 Capability lower 32 bits + 0x00000000 + + + RBAR_CAP_NEXTPTR + 0x000 + + + PF0_RBAR_NUM_BAR + 0x1 + + + PF1_RBAR_NUM_BAR + 0x1 + + + PF2_RBAR_NUM_BAR + 0x1 + + + PF3_RBAR_NUM_BAR + 0x1 + + + PF0_RBAR_BAR_INDEX_0 + 0x0 + + + PF0_RBAR_BAR_INDEX_1 + 0x7 + + + PF0_RBAR_BAR_INDEX_2 + 0x7 + + + PF0_RBAR_BAR_INDEX_3 + 0x7 + + + PF0_RBAR_BAR_INDEX_4 + 0x7 + + + PF0_RBAR_BAR_INDEX_5 + 0x7 + + + PF1_RBAR_BAR_INDEX_0 + 0x0 + + + PF1_RBAR_BAR_INDEX_1 + 0x7 + + + PF1_RBAR_BAR_INDEX_2 + 0x7 + + + PF1_RBAR_BAR_INDEX_3 + 0x7 + + + PF1_RBAR_BAR_INDEX_4 + 0x7 + + + PF1_RBAR_BAR_INDEX_5 + 0x7 + + + PF2_RBAR_BAR_INDEX_0 + 0x0 + + + PF2_RBAR_BAR_INDEX_1 + 0x7 + + + PF2_RBAR_BAR_INDEX_2 + 0x7 + + + PF2_RBAR_BAR_INDEX_3 + 0x7 + + + PF2_RBAR_BAR_INDEX_4 + 0x7 + + + PF2_RBAR_BAR_INDEX_5 + 0x7 + + + PF3_RBAR_BAR_INDEX_0 + 0x0 + + + PF3_RBAR_BAR_INDEX_1 + 0x7 + + + PF3_RBAR_BAR_INDEX_2 + 0x7 + + + PF3_RBAR_BAR_INDEX_3 + 0x7 + + + PF3_RBAR_BAR_INDEX_4 + 0x7 + + + PF3_RBAR_BAR_INDEX_5 + 0x7 + + + USE_STANDARD_INTERFACES + Use standard interfaces + FALSE + + + DMA_2RP + FALSE + + + SRIOV_ACTIVE_VFS + 252 + + + QDMA_TPH_MSIX_BRAMS_DIS + FALSE + + + MASTER_GT_QUAD_INX + 3 + + + MASTER_GT_CONTAINER + 27 + + + ENABLE_MSIX_32VEC + FALSE + + + BROADCOM_SBR_WA + FALSE + + + + + + choice_list_002f5e3f + PCI_Express_Endpoint_device + Legacy_PCI_Express_Endpoint_device + Root_Port_of_PCI_Express_Root_Complex + + + choice_list_0cee66fe + 1 + 4 + 64 + + + choice_list_0f93492c + Chip-to-Chip + Add-in_Card + Backplane + + + choice_list_165ed04b + 64 + + + choice_list_1e9fb93b + X1 + X2 + X4 + X8 + X16 + + + choice_list_24b724fb + Basic + Advanced + + + choice_list_34d65ff4 + 128 + + + choice_list_35d06715 + 2 + + + choice_list_38306dd1 + SOFT + HARD + + + choice_list_3ca2cbc7 + BAR_0 + + + choice_list_3d9ff82c + 500 + 250 + + + choice_list_52d29139 + Bytes + Kilobytes + Megabytes + Gigabytes + + + choice_list_5590a31b + X1Y15 + + + choice_list_589df8e9 + RAM + Other_memory_controller + Flash + + + choice_list_5e2921cd + Kilobytes + + + choice_list_5e45706a + 1_vector + 2_vectors + 4_vectors + 8_vectors + 16_vectors + 32_vectors + + + choice_list_61bc5fcf + 0 + 4 + 7 + 8 + 12 + 16 + 20 + 24 + 28 + 32 + 36 + 40 + 44 + 48 + 52 + 56 + 60 + 64 + 68 + 72 + 76 + 80 + 84 + 88 + 92 + 96 + 100 + 104 + 108 + 112 + 116 + 120 + 124 + 128 + 132 + 136 + 140 + 144 + 148 + 152 + 156 + 160 + 164 + 168 + 172 + 176 + 180 + 184 + 188 + 192 + 196 + 200 + 204 + 208 + 212 + 216 + 220 + 224 + 228 + 232 + 236 + 240 + 244 + 248 + 252 + + + choice_list_635d42ef + X1Y15 X1Y14 + + + choice_list_6b979ebc + 250 + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_6e6f488f + X1Y15 X1Y14 X1Y13 X1Y12 + + + choice_list_6eff49bd + ACTIVE_LOW + ACTIVE_HIGH + + + choice_list_75aee2a8 + X8G3 + X16G3 + + + choice_list_7a7dde49 + true + false + + + choice_list_7d45a81a + 128_bytes + 256_bytes + 512_bytes + 1024_bytes + + + choice_list_7e60966b + 2.5_GT/s + 5.0_GT/s + 8.0_GT/s + 16.0_GT/s + + + choice_list_8061eec5 + None + Tandem_PROM + Tandem_PCIe + Tandem_PCIe_with_Field_Updates + DFX_over_PCIe + + + choice_list_81a1639d + DWORD_Aligned + Address_Aligned + + + choice_list_847d868a + 1 + 2 + 3 + 4 + 5 + 6 + + + choice_list_88156f2e + QPLL1 + QPLL0 + + + choice_list_8b5e4915 + 4 + 5 + + + choice_list_909966b7 + X1Y15 X1Y14 X1Y13 X1Y12 X1Y11 X1Y10 X1Y9 X1Y8 + + + choice_list_914704bd + 100_MHz + 125_MHz + + + choice_list_97bc19ec + 256_bit + + + choice_list_98ff8152 + GTY + + + choice_list_9aec9108 + Internal + External + + + choice_list_a30da595 + Custom + pcie_perstn + + + choice_list_a44ca313 + Custom + pci_express_x1 + pci_express_x16 + pci_express_x2 + pci_express_x4 + pci_express_x8 + + + choice_list_aa031417 + 1 + 2 + 3 + 4 + + + choice_list_abc20383 + GTY_Quad_227 + GTY_Quad_226 + GTY_Quad_225 + GTY_Quad_224 + + + choice_list_b41755a5 + X1Y0 + X0Y1 + X0Y0 + X1Y1 + + + choice_list_bdd7203f + True + False + + + choice_list_bea500ca + None + MSI-X_External + MSI-X_Internal + MSI-X_AXI4-Stream + + + choice_list_c15e8c67 + 1 + 2 + 4 + 8 + 16 + 32 + 64 + 128 + 256 + 512 + + + choice_list_c3d223d9 + Memory + + + choice_list_c8a15465 + X1Y15 X1Y14 X1Y13 X1Y12 X1Y11 X1Y10 X1Y9 X1Y8 X1Y7 X1Y6 X1Y5 X1Y4 X1Y3 X1Y2 X1Y1 X1Y0 + + + choice_list_ca005b72 + No_ASPM + L1_Supported + + + choice_list_d123c74c + Bytes + Kilobytes + Megabytes + + + choice_list_d53faa96 + 100_MHz + 125_MHz + 250_MHz + + + choice_list_d85ad257 + 0 + + + choice_list_d992adf6 + Generic_XT_compatible_serial_controller + 16450_compatible_serial_controller + Parallel_port + IEEE_1284_controller + Multiport_serial_controller + 16650_compatible_serial_controller + IEEE_1284_target_device + Hayes_compatible_modem_with_16550_compatible_interface + ECP_1.X_compliant_parallel_port + 16850_compatible_serial_controller + Hayes_compatible_modem_with_16750_compatible_interface + Smart_Card + Bi_directional_parallel_port + Other_communications_device + GPIB(IEEE_488.1/2)_controller + 16550_compatible_serial_controller + Hayes_compatible_modem_with_16450_compatible_interface + 16750_compatible_serial_controller + Hayes_compatible_modem_with_16650_compatible_interface + Generic_modem + 16950_compatible_serial_controller + + + choice_list_dff1a45d + Wireless_controller + Satellite_communication_controllers + Data_acquisition_and_signal_processing_controllers + Processing_accelerators + Intelligent_I/O_controllers + Docking_stations + Device_was_built_before_Class_Code_definitions_were_finalized + Memory_controller + Simple_communication_controllers + Serial_bus_controllers + Encryption/Decryption_controllers + Display_controller + Multimedia_device + Input_devices + Mass_storage_controller + Processors + Device_does_not_fit_in_any_defined_classes + Bridge_device + Network_controller + Base_system_peripherals + + + choice_list_e7c484ae + TRUE + FALSE + + + choice_list_e9cf6440 + Disabled + 32bit_Enabled + 64bit_Enabled + + + choice_list_eaa1f22e + AU50 + + + choice_list_ec64e624 + N/A + + + choice_list_ed82972e + sample_smoke_test0 + sample_smoke_test1 + pio_writeReadBack_test0 + + + choice_list_f1174048 + NONE + INTA + INTB + INTC + INTD + + + choice_list_f149a468 + Extreme + Good + + + choice_list_fc3456a9 + Disabled + Enabled + + + choice_pairs_3c87fcdb + 1 + 0 + + + choice_pairs_53749dec + 1 + 0 + + + choice_pairs_6f00a734 + 0 + 1 + 2 + + + + + xilinx_elaboratesubcores_view_fileset + + ip_0/xdma_pcie4c_ip_gt.xci + xci + + + ip_0/xdma_pcie4c_ip_gt.xml + xml + + + + The Xilinx UltraScale+ PCI Express Integrated Block (1-lane, 2-lane, 4-lane, 8-lane and 16-lane) in conjunction with flexible Ultra series architectural features such as integrated GTs (Gigabit Transceivers) and BRAM (Block RAMs) are used to implement a PCI Express Base Specification v3.1 compliant PCI Express Endpoint. + + + device_port_type + Device Port Type + PCI_Express_Endpoint_device + + + xlnx_ref_board + Xlnx Ref Board + AU50 + + + + true + + + + + + testname + test + sample_smoke_test0 + + + PL_LINK_CAP_MAX_LINK_SPEED + Pl Link Cap Max Link Speed + 8.0_GT/s + + + PL_LINK_CAP_MAX_LINK_WIDTH + Pl Link Cap Max Link Width + The Xilinx Ultrascale Series Gen3 Integrated Block for PCI Expressification v3.0 compliant PCI Express Endpoint. + X8 + + + REF_CLK_FREQ + Ref Clk Freq + 100_MHz + + + AXISTEN_IF_EXT_512_CQ_STRADDLE + Axisten If Rc Straddle + false + + + + false + + + + + + AXISTEN_IF_EXT_512_CC_STRADDLE + Axisten If Rc Straddle + false + + + AXISTEN_IF_EXT_512_RQ_STRADDLE + Axisten If Rc Straddle + false + + + + false + + + + + + AXISTEN_IF_EXT_512_RC_STRADDLE + Axisten If Rc Straddle + true + + + AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE + Axisten If 512 4TLP/2TLP Rc Straddle + false + + + + false + + + + + + AXISTEN_IF_RC_STRADDLE + Axisten If Rc Straddle + true + + + axisten_if_enable_client_tag + Enable Client Tag + true + + + PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE + Pf0 Aer Cap Ecrc Gen and Check Capable + false + + + type1_membase_memlimit_enable + Type1 Config MemBase and MemLimit + Enabled + + + type1_prefetchable_membase_memlimit + Type1 Config Prefetchable MemBase and MemLimit + 64bit_Enabled + + + PF0_CLASS_CODE + Pf0 Class Code + 070001 + + + + false + + + + + + PF0_DEVICE_ID + Pf0 Device Id + 9038 + + + PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT + Pf0 Dev Cap2 128b Cas Atomic Completer Support + false + + + PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT + Pf0 Dev Cap2 32b Atomic Completer Support + false + + + PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT + Pf0 Dev Cap2 64b Atomic Completer Support + false + + + PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT + Pf0 Dev Cap2 Tph Completer Support + false + + + PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE + Pf0 Dev Cap Function Level Reset Capable + false + + + PF0_INTERRUPT_PIN + Pf0 Interrupt Pin + INTA + + + PF0_LINK_STATUS_SLOT_CLOCK_CONFIG + Pf0 Link Status Slot Clock Config + true + + + PF0_MSIX_CAP_PBA_BIR + Pf0 Msix Cap Pba Bir + BAR_0 + + + + false + + + + + + PF0_MSIX_CAP_PBA_OFFSET + Pf0 Msix Cap Pba Offset + 00000000 + + + + false + + + + + + PF0_MSIX_CAP_TABLE_BIR + Pf0 Msix Cap Table Bir + BAR_0 + + + + false + + + + + + PF0_MSIX_CAP_TABLE_OFFSET + Pf0 Msix Cap Table Offset + 00000000 + + + + false + + + + + + PF0_MSIX_CAP_TABLE_SIZE + Pf0 Msix Cap Table Size + 000 + + + + false + + + + + + PF0_MSI_CAP_MULTIMSGCAP + Pf0 Msi Cap Multimsgcap + 1_vector + + + PF0_PM_CAP_PMESUPPORT_D1 + Pf0 Pm Cap Pmesupport D1 + false + + + PF0_PM_CAP_PMESUPPORT_D3HOT + Pf0 Pm Cap Pmesupport D3hot + false + + + PF0_PM_CAP_SUPP_D1_STATE + Pf0 Pm Cap Supp D1 State + false + + + PF0_REVISION_ID + Pf0 Revision Id + 00 + + + PF0_SRIOV_CAP_INITIAL_VF + Pf0 Sriov Cap Initial Vf + 0 + + + SRIOV_FIRST_VF_OFFSET + Pf0 Sriov First Vf Offset + 4 + + + PF0_SRIOV_FIRST_VF_OFFSET + Pf0 Sriov First Vf Offset + 0 + + + + false + + + + + + PF0_SRIOV_FUNC_DEP_LINK + Pf0 Sriov Func Dep Link + 0000 + + + PF0_SRIOV_SUPPORTED_PAGE_SIZE + Pf0 Sriov Supported Page Size + 00000553 + + + + false + + + + + + PF0_SRIOV_VF_DEVICE_ID + Pf0 Sriov Vf Device Id + 0000 + + + PF0_SUBSYSTEM_ID + Pf0 Subsystem Id + 0007 + + + PF1_CLASS_CODE + Pf1 Class Code + 058000 + + + PF1_DEVICE_ID + Pf1 Device Id + 9011 + + + PF1_INTERRUPT_PIN + Pf1 Interrupt Pin + NONE + + + PF1_MSIX_CAP_PBA_BIR + Pf1 Msix Cap Pba Bir + BAR_0 + + + + false + + + + + + PF1_MSIX_CAP_TABLE_BIR + Pf1 Msix Cap Table Bir + BAR_0 + + + + false + + + + + + PF1_MSIX_CAP_TABLE_SIZE + Pf1 Msix Cap Table Size + 000 + + + + false + + + + + + PF1_MSIX_CAP_TABLE_OFFSET + Pf1 Msix Cap Table Offset + 00000000 + + + + false + + + + + + PF1_MSIX_CAP_PBA_OFFSET + Pf1 Msix Cap Pba Offset + 00000000 + + + + false + + + + + + PF1_MSI_CAP_MULTIMSGCAP + Pf1 Msi Cap Multimsgcap + 1_vector + + + PF1_REVISION_ID + Pf1 Revision Id + 00 + + + PF1_SRIOV_CAP_INITIAL_VF + Pf1 Sriov Cap Initial Vf + 0 + + + PF1_SRIOV_CAP_VER + Pf1 Sriov Cap Ver + 1 + + + PF1_SRIOV_FIRST_VF_OFFSET + Pf1 Sriov First Vf Offset + 0 + + + + false + + + + + + PF1_SRIOV_FUNC_DEP_LINK + Pf1 Sriov Func Dep Link + 0001 + + + PF1_SRIOV_SUPPORTED_PAGE_SIZE + Pf1 Sriov Supported Page Size + 00000553 + + + + false + + + + + + PF1_SRIOV_VF_DEVICE_ID + Pf1 Sriov Vf Device Id + 0000 + + + PF1_SUBSYSTEM_ID + Pf1 Subsystem Id + 0007 + + + PF2_CLASS_CODE + Pf2 Class Code + 058000 + + + PF2_DEVICE_ID + Pf2 Device Id + 9438 + + + PF2_INTERRUPT_PIN + Pf2 Interrupt Pin + NONE + + + PF2_MSIX_CAP_PBA_BIR + Pf2 Msix Cap Pba Bir + BAR_0 + + + + false + + + + + + PF2_MSIX_CAP_TABLE_BIR + Pf2 Msix Cap Table Bir + BAR_0 + + + + false + + + + + + PF2_MSIX_CAP_TABLE_SIZE + Pf2 Msix Cap Table Size + 000 + + + + false + + + + + + PF2_MSIX_CAP_TABLE_OFFSET + Pf2 Msix Cap Table Offset + 00000000 + + + + false + + + + + + PF2_MSIX_CAP_PBA_OFFSET + Pf2 Msix Cap Pba Offset + 00000000 + + + + false + + + + + + PF2_MSI_CAP_MULTIMSGCAP + Pf2 Msi Cap Multimsgcap + 1_vector + + + PF2_REVISION_ID + Pf2 Revision Id + 00 + + + PF2_SRIOV_CAP_INITIAL_VF + Pf2 Sriov Cap Initial Vf + 0 + + + PF2_SRIOV_CAP_VER + Pf2 Sriov Cap Ver + 1 + + + PF2_SRIOV_FIRST_VF_OFFSET + Pf2 Sriov First Vf Offset + 0 + + + + false + + + + + + PF2_SRIOV_FUNC_DEP_LINK + Pf2 Sriov Func Dep Link + 0002 + + + PF2_SRIOV_SUPPORTED_PAGE_SIZE + Pf2 Sriov Supported Page Size + 00000553 + + + + false + + + + + + PF2_SRIOV_VF_DEVICE_ID + Pf2 Sriov Vf Device Id + 0000 + + + PF2_SUBSYSTEM_ID + Pf2 Subsystem Id + 0007 + + + PF3_CLASS_CODE + Pf3 Class Code + 058000 + + + PF3_DEVICE_ID + Pf3 Device Id + 9638 + + + PF3_INTERRUPT_PIN + Pf3 Interrupt Pin + NONE + + + PF3_MSIX_CAP_PBA_BIR + Pf3 Msix Cap Pba Bir + BAR_0 + + + + false + + + + + + PF3_MSIX_CAP_TABLE_BIR + Pf3 Msix Cap Table Bir + BAR_0 + + + + false + + + + + + PF3_MSIX_CAP_TABLE_SIZE + Pf3 Msix Cap Table Size + 000 + + + + false + + + + + + PF3_MSIX_CAP_TABLE_OFFSET + Pf3 Msix Cap Table Offset + 00000000 + + + + false + + + + + + PF3_MSIX_CAP_PBA_OFFSET + Pf3 Msix Cap Pba Offset + 00000000 + + + + false + + + + + + PF3_MSI_CAP_MULTIMSGCAP + Pf3 Msi Cap Multimsgcap + 1_vector + + + PF3_REVISION_ID + Pf3 Revision Id + 00 + + + PF3_SRIOV_CAP_INITIAL_VF + Pf3 Sriov Cap Initial Vf + 0 + + + PF3_SRIOV_CAP_VER + Pf3 Sriov Cap Ver + 1 + + + PF3_SRIOV_FIRST_VF_OFFSET + Pf3 Sriov First Vf Offset + 0 + + + + false + + + + + + PF3_SRIOV_FUNC_DEP_LINK + Pf3 Sriov Func Dep Link + 0003 + + + PF3_SRIOV_SUPPORTED_PAGE_SIZE + Pf3 Sriov Supported Page Size + 00000553 + + + + false + + + + + + PF3_SRIOV_VF_DEVICE_ID + Pf3 Sriov Vf Device Id + 0000 + + + PF3_SUBSYSTEM_ID + Pf3 Subsystem Id + 0007 + + + TL_PF_ENABLE_REG + 1 + + + SRIOV_CAP_ENABLE + Sriov Cap Enable + false + + + Component_Name + xdma_pcie4c_ip + + + PF0_Use_Class_Code_Lookup_Assistant + false + + + PF1_Use_Class_Code_Lookup_Assistant + false + + + PF2_Use_Class_Code_Lookup_Assistant + false + + + PF3_Use_Class_Code_Lookup_Assistant + false + + + PF0_PM_CAP_PMESUPPORT_D0 + Pf0 Pm Cap Pmesupport D0 + false + + + PF0_SUBSYSTEM_VENDOR_ID + Pf0 Subsystem Vendor Id + 10EE + + + PF1_SUBSYSTEM_VENDOR_ID + Pf1 Subsystem Vendor Id + 10EE + + + PF2_SUBSYSTEM_VENDOR_ID + Pf2 Subsystem Vendor Id + 10EE + + + PF3_SUBSYSTEM_VENDOR_ID + Pf3 Subsystem Vendor Id + 10EE + + + pf1_sriov_bar5_scale + Pf1 Sriov Bar5 Scale + Kilobytes + + + + false + + + + + + pf2_sriov_bar5_scale + Pf2 Sriov Bar5 Scale + Kilobytes + + + + false + + + + + + pf3_sriov_bar5_scale + Pf3 Sriov Bar5 Scale + Kilobytes + + + + false + + + + + + pf0_class_code_sub + Pf0 Class Code Sub + 00 + + + pf1_sriov_bar4_type + Pf1 Sriov Bar4 Type + N/A + + + + false + + + + + + pf2_sriov_bar4_type + Pf2 Sriov Bar4 Type + N/A + + + + false + + + + + + pf3_sriov_bar4_type + Pf3 Sriov Bar4 Type + N/A + + + + false + + + + + + pf0_vc_cap_enabled + Pf0 Vc Cap Enabled + true + + + pf1_sriov_bar5_type + Pf1 Sriov Bar5 Type + N/A + + + + false + + + + + + pf2_sriov_bar5_type + Pf2 Sriov Bar5 Type + N/A + + + + false + + + + + + pf3_sriov_bar5_type + Pf3 Sriov Bar5 Type + N/A + + + + false + + + + + + pf1_sriov_bar0_enabled + Pf1 Sriov Bar0 Enabled + true + + + + false + + + + + + pf2_sriov_bar0_enabled + Pf2 Sriov Bar0 Enabled + true + + + + false + + + + + + pf3_sriov_bar0_enabled + Pf3 Sriov Bar0 Enabled + true + + + + false + + + + + + pf0_sriov_bar5_enabled + Pf0 Sriov Bar5 Enabled + false + + + pf2_sriov_bar5_enabled + Pf2 Sriov Bar5 Enabled + false + + + + false + + + + + + pf3_sriov_bar5_enabled + Pf3 Sriov Bar5 Enabled + false + + + + false + + + + + + pcie_blk_locn + Pcie Blk Locn + X1Y0 + + + pf0_sriov_bar1_64bit + Pf0 Sriov Bar1 64bit + false + + + + false + + + + + + pf1_class_code_base + Pf1 Class Code Base + 05 + + + pf2_class_code_base + Pf2 Class Code Base + 05 + + + pf3_class_code_base + Pf3 Class Code Base + 05 + + + pf1_sriov_bar3_prefetchable + Pf1 Sriov Bar3 Prefetchable + false + + + + false + + + + + + pf2_sriov_bar3_prefetchable + Pf2 Sriov Bar3 Prefetchable + false + + + + false + + + + + + pf3_sriov_bar3_prefetchable + Pf3 Sriov Bar3 Prefetchable + false + + + + false + + + + + + pf1_sriov_bar0_64bit + Pf1 Sriov Bar0 64bit + false + + + + false + + + + + + pf2_sriov_bar0_64bit + Pf2 Sriov Bar0 64bit + false + + + + false + + + + + + pf3_sriov_bar0_64bit + Pf3 Sriov Bar0 64bit + false + + + + false + + + + + + pf1_bar3_type + Pf1 Bar3 Type + N/A + + + + false + + + + + + pf2_bar3_type + Pf2 Bar3 Type + N/A + + + + false + + + + + + pf3_bar3_type + Pf3 Bar3 Type + N/A + + + + false + + + + + + pf2_bar2_enabled + Pf2 Bar2 Enabled + false + + + + false + + + + + + pf3_bar2_enabled + Pf3 Bar2 Enabled + false + + + + false + + + + + + pf1_bar2_enabled + Pf1 Bar2 Enabled + false + + + + false + + + + + + pf1_bar2_type + Pf1 Bar2 Type + N/A + + + + false + + + + + + pf1_bar2_64bit + Pf1 Bar2 64bit + false + + + + false + + + + + + pf1_bar2_prefetchable + Pf1 Bar2 Prefetchable + false + + + + false + + + + + + pf1_bar2_scale + Pf1 Bar2 Scale + Kilobytes + + + + false + + + + + + pf1_bar2_size + Pf1 Bar2 Size + 128 + + + + false + + + + + + pf0_class_code_interface + Pf0 Class Code Interface + 01 + + + pf0_sriov_bar1_scale + Pf0 Sriov Bar1 Scale + Kilobytes + + + + false + + + + + + pf1_bar4_type + Pf1 Bar4 Type + N/A + + + + false + + + + + + pf2_bar2_type + Pf2 Bar2 Type + N/A + + + + false + + + + + + pf2_bar2_64bit + Pf2 Bar2 64bit + false + + + + false + + + + + + pf2_bar2_prefetchable + Pf2 Bar2 Prefetchable + false + + + + false + + + + + + pf2_bar2_scale + Pf2 Bar2 Scale + Kilobytes + + + + false + + + + + + pf2_bar2_size + Pf2 Bar2 Size + 128 + + + + false + + + + + + pf2_bar4_type + Pf2 Bar4 Type + N/A + + + + false + + + + + + pf3_bar2_type + Pf3 Bar2 Type + N/A + + + + false + + + + + + pf3_bar2_64bit + Pf3 Bar2 64bit + false + + + + false + + + + + + pf3_bar2_prefetchable + Pf3 Bar2 Prefetchable + false + + + + false + + + + + + pf3_bar2_scale + Pf3 Bar2 Scale + Kilobytes + + + + false + + + + + + pf3_bar2_size + Pf3 Bar2 Size + 128 + + + + false + + + + + + pf3_bar4_type + Pf3 Bar4 Type + N/A + + + + false + + + + + + pf0_base_class_menu + Pf0 Base Class Menu + Simple_communication_controllers + + + pf0_sub_class_interface_menu + Pf0 Sub Class Interface Menu + 16450_compatible_serial_controller + + + pf1_sriov_bar0_scale + Pf1 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf1_expansion_rom_enabled + Pf1 Expansion Rom Enabled + false + + + + false + + + + + + pf0_sriov_bar0_enabled + Pf0 Sriov Bar0 Enabled + true + + + pf1_sriov_bar0_prefetchable + Pf1 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf1_bar5_type + Pf1 Bar5 Type + N/A + + + + false + + + + + + pf0_sriov_bar5_prefetchable + Pf0 Sriov Bar5 Prefetchable + false + + + pf1_sriov_bar1_enabled + Pf1 Sriov Bar1 Enabled + false + + + + false + + + + + + pf1_class_code_interface + Pf1 Class Code Interface + 00 + + + pf0_sriov_bar2_64bit + Pf0 Sriov Bar2 64bit + false + + + + false + + + + + + pf1_msix_enabled + Pf1 Msix Enabled + false + + + pf1_bar5_prefetchable + Pf1 Bar5 Prefetchable + false + + + pf1_sriov_bar1_64bit + Pf1 Sriov Bar1 64bit + false + + + + false + + + + + + pf1_bar3_64bit + Pf1 Bar3 64bit + false + + + + false + + + + + + pf0_sriov_bar2_prefetchable + Pf0 Sriov Bar2 Prefetchable + false + + + + false + + + + + + pf1_bar3_enabled + Pf1 Bar3 Enabled + false + + + + false + + + + + + pf0_sriov_bar2_scale + Pf0 Sriov Bar2 Scale + Kilobytes + + + + false + + + + + + pf1_sriov_bar1_scale + Pf1 Sriov Bar1 Scale + Kilobytes + + + + false + + + + + + pf1_bar3_scale + Pf1 Bar3 Scale + Kilobytes + + + + false + + + + + + pf0_sriov_bar1_enabled + Pf0 Sriov Bar1 Enabled + false + + + AXISTEN_IF_RQ_ALIGNMENT_MODE + DWORD_Aligned + + + AXISTEN_IF_CQ_ALIGNMENT_MODE + Address_Aligned + + + alignment_mode_256b + Alignment Mode + DWORD_Aligned + + + pf1_sriov_bar4_prefetchable + Pf1 Sriov Bar4 Prefetchable + false + + + + false + + + + + + pf1_sriov_bar2_enabled + Pf1 Sriov Bar2 Enabled + false + + + + false + + + + + + pf0_sriov_bar3_64bit + Pf0 Sriov Bar3 64bit + false + + + + false + + + + + + pf0_sriov_bar0_size + Pf0 Sriov Bar0 Size + 2 + + + pf1_sriov_bar2_64bit + Pf1 Sriov Bar2 64bit + false + + + + false + + + + + + pf1_bar4_64bit + Pf1 Bar4 64bit + false + + + + false + + + + + + pf0_sriov_bar1_size + Pf0 Sriov Bar1 Size + 2 + + + + false + + + + + + pf0_bar0_enabled + Pf0 Bar0 Enabled + true + + + pf0_bar0_type + Pf0 Bar0 Type + Memory + + + pf0_bar0_64bit + Pf0 Bar0 64bit + false + + + pf0_bar0_prefetchable + Pf0 Bar0 Prefetchable + false + + + + false + + + + + + pf0_bar0_scale + Pf0 Bar0 Scale + Kilobytes + + + pf0_bar0_size + Pf0 Bar0 Size + 64 + + + pf0_bar1_enabled + Pf0 Bar1 Enabled + false + + + pf0_bar1_type + Pf0 Bar1 Type + N/A + + + + false + + + + + + pf0_bar1_64bit + Pf0 Bar1 64bit + false + + + + false + + + + + + pf0_bar1_prefetchable + Pf0 Bar1 Prefetchable + false + + + + false + + + + + + pf0_bar1_scale + Pf0 Bar1 Scale + Kilobytes + + + + false + + + + + + pf0_bar1_size + Pf0 Bar1 Size + 128 + + + + false + + + + + + pf0_bar2_enabled + Pf0 Bar2 Enabled + false + + + pf0_bar2_type + Pf0 Bar2 Type + N/A + + + + false + + + + + + pf0_bar2_64bit + Pf0 Bar2 64bit + false + + + + false + + + + + + pf0_bar2_prefetchable + Pf0 Bar2 Prefetchable + false + + + + false + + + + + + pf0_bar2_scale + Pf0 Bar2 Scale + Kilobytes + + + + false + + + + + + pf0_bar2_size + Pf0 Bar2 Size + 128 + + + + false + + + + + + pf0_bar3_enabled + Pf0 Bar3 Enabled + false + + + pf0_bar3_type + Pf0 Bar3 Type + N/A + + + + false + + + + + + pf0_bar3_64bit + Pf0 Bar3 64bit + false + + + + false + + + + + + pf0_bar3_prefetchable + Pf0 Bar3 Prefetchable + false + + + + false + + + + + + pf0_bar3_scale + Pf0 Bar3 Scale + Kilobytes + + + + false + + + + + + pf0_bar3_size + Pf0 Bar3 Size + 128 + + + + false + + + + + + pf0_bar4_enabled + Pf0 Bar4 Enabled + false + + + pf0_bar4_type + Pf0 Bar4 Type + N/A + + + + false + + + + + + pf0_bar4_64bit + Pf0 Bar4 64bit + false + + + + false + + + + + + pf0_bar4_prefetchable + Pf0 Bar4 Prefetchable + false + + + + false + + + + + + pf0_bar4_scale + Pf0 Bar4 Scale + Kilobytes + + + + false + + + + + + pf0_bar4_size + Pf0 Bar4 Size + 128 + + + + false + + + + + + pf0_bar5_enabled + Pf0 Bar5 Enabled + false + + + pf0_bar5_type + Pf0 Bar5 Type + N/A + + + + false + + + + + + pf0_bar5_prefetchable + Pf0 Bar5 Prefetchable + false + + + pf0_bar5_scale + Pf0 Bar5 Scale + Kilobytes + + + + false + + + + + + pf0_bar5_size + Pf0 Bar5 Size + 128 + + + + false + + + + + + pf0_sriov_bar3_scale + Pf0 Sriov Bar3 Scale + Kilobytes + + + + false + + + + + + pf1_bar4_enabled + Pf1 Bar4 Enabled + false + + + + false + + + + + + pf1_sriov_bar1_prefetchable + Pf1 Sriov Bar1 Prefetchable + false + + + + false + + + + + + pf0_sriov_bar2_size + Pf0 Sriov Bar2 Size + 2 + + + + false + + + + + + pf1_sriov_bar2_scale + Pf1 Sriov Bar2 Scale + Kilobytes + + + + false + + + + + + pf1_bar4_scale + Pf1 Bar4 Scale + Kilobytes + + + + false + + + + + + pf0_sriov_bar3_size + Pf0 Sriov Bar3 Size + 2 + + + + false + + + + + + pf0_sriov_bar2_enabled + Pf0 Sriov Bar2 Enabled + false + + + pf0_dev_cap_max_payload + Pf0 Dev Cap Max Payload + 1024_bytes + + + gen_x0y0 + Gen X0y0 + true + + + gen_x0y1 + Gen X0y1 + false + + + gen_x0y2 + Gen X0y2 + false + + + gen_x0y3 + Gen X0y3 + false + + + gen_x0y4 + Gen X0y4 + false + + + gen_x0y5 + Gen X0y5 + false + + + gen_x0y6 + Gen X0y6 + false + + + gen_x0y7 + Gen X0y7 + false + + + gen_x1y0 + Gen X1y0 + false + + + gen_x1y1 + Gen X1y1 + false + + + gen_x1y2 + Gen X1y2 + false + + + gen_x1y3 + Gen X1y3 + false + + + gen_x1y4 + Gen X1y4 + false + + + gen_x1y5 + Gen X1y5 + false + + + pf0_sriov_bar4_size + Pf0 Sriov Bar4 Size + 2 + + + + false + + + + + + pf1_expansion_rom_scale + Pf1 Expansion Rom Scale + Kilobytes + + + + false + + + + + + pf1_expansion_rom_size + Pf1 Expansion Rom Size + 2 + + + + false + + + + + + pf1_sriov_bar3_enabled + Pf1 Sriov Bar3 Enabled + false + + + + false + + + + + + pf0_sriov_bar4_64bit + Pf0 Sriov Bar4 64bit + false + + + + false + + + + + + pf0_sriov_bar5_size + Pf0 Sriov Bar5 Size + 2 + + + + false + + + + + + pf0_sriov_bar3_prefetchable + Pf0 Sriov Bar3 Prefetchable + false + + + + false + + + + + + pf1_sriov_bar3_64bit + Pf1 Sriov Bar3 64bit + false + + + + false + + + + + + pf0_expansion_rom_enabled + Pf0 Expansion Rom Enabled + false + + + pf0_sriov_bar4_scale + Pf0 Sriov Bar4 Scale + Kilobytes + + + + false + + + + + + pf1_base_class_menu + Pf1 Base Class Menu + Memory_controller + + + pf1_sub_class_interface_menu + Pf1 Sub Class Interface Menu + Other_memory_controller + + + pf0_sriov_bar0_type + Pf0 Sriov Bar0 Type + Memory + + + pf1_bar5_enabled + Pf1 Bar5 Enabled + false + + + + false + + + + + + pf1_bar3_prefetchable + Pf1 Bar3 Prefetchable + false + + + + false + + + + + + pf1_sriov_bar0_size + Pf1 Sriov Bar0 Size + 2 + + + + false + + + + + + pf1_sriov_bar3_scale + Pf1 Sriov Bar3 Scale + Kilobytes + + + + false + + + + + + pf1_bar5_scale + Pf1 Bar5 Scale + Kilobytes + + + + false + + + + + + pf1_class_code_sub + Pf1 Class Code Sub + 80 + + + extended_tag_field + Extended Tag Field + true + + + pf0_sriov_bar1_type + Pf0 Sriov Bar1 Type + N/A + + + + false + + + + + + pf0_sriov_bar0_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf0_expansion_rom_scale + Pf0 Expansion Rom Scale + Kilobytes + + + + false + + + + + + pf0_expansion_rom_size + Pf0 Expansion Rom Size + 2 + + + + false + + + + + + pf1_sriov_bar1_size + Pf1 Sriov Bar1 Size + 2 + + + + false + + + + + + pf0_sriov_bar3_enabled + Pf0 Sriov Bar3 Enabled + false + + + pf1_sriov_bar5_prefetchable + Pf1 Sriov Bar5 Prefetchable + false + + + pf0_sriov_bar2_type + Pf0 Sriov Bar2 Type + N/A + + + + false + + + + + + vendor_id + Vendor Id + 10EE + + + pf1_vendor_id + Vendor Id + 10EE + + + pf2_vendor_id + Vendor Id + 10EE + + + pf3_vendor_id + Vendor Id + 10EE + + + pf0_tphr_enable + Pf0 Tphr Enable + false + + + pf1_sriov_bar2_size + Pf1 Sriov Bar2 Size + 2 + + + + false + + + + + + pf0_sriov_bar3_type + Pf0 Sriov Bar3 Type + N/A + + + + false + + + + + + pf1_sriov_bar3_size + Pf1 Sriov Bar3 Size + 2 + + + + false + + + + + + pf1_bar0_enabled + Pf1 Bar0 Enabled + true + + + + false + + + + + + pf1_bar0_type + Pf1 Bar0 Type + Memory + + + + false + + + + + + pf1_bar0_64bit + Pf1 Bar0 64bit + false + + + + false + + + + + + pf1_bar0_prefetchable + Pf1 Bar0 Prefetchable + false + + + + false + + + + + + pf1_bar0_scale + Pf1 Bar0 Scale + Kilobytes + + + + false + + + + + + pf1_bar0_size + Pf1 Bar0 Size + 64 + + + + false + + + + + + pf1_bar1_enabled + Pf1 Bar1 Enabled + false + + + + false + + + + + + pf1_bar1_type + Pf1 Bar1 Type + N/A + + + + false + + + + + + pf1_bar1_64bit + Pf1 Bar1 64bit + false + + + + false + + + + + + pf1_bar1_prefetchable + Pf1 Bar1 Prefetchable + false + + + + false + + + + + + pf1_bar1_scale + Pf1 Bar1 Scale + Kilobytes + + + + false + + + + + + pf1_bar1_size + Pf1 Bar1 Size + 128 + + + + false + + + + + + pf1_sriov_bar4_enabled + Pf1 Sriov Bar4 Enabled + false + + + + false + + + + + + pf0_sriov_bar4_type + Pf0 Sriov Bar4 Type + N/A + + + + false + + + + + + pf1_sriov_bar4_64bit + Pf1 Sriov Bar4 64bit + false + + + + false + + + + + + pf1_sriov_bar2_prefetchable + Pf1 Sriov Bar2 Prefetchable + false + + + + false + + + + + + pf0_sriov_cap_ver + Pf0 Sriov Cap Ver + 1 + + + pf1_sriov_bar4_size + Pf1 Sriov Bar4 Size + 2 + + + + false + + + + + + pf1_msi_enabled + Pf1 Msi Enabled + false + + + + false + + + + + + pf0_sriov_bar5_scale + Pf0 Sriov Bar5 Scale + Kilobytes + + + + false + + + + + + pf0_sriov_bar5_type + Pf0 Sriov Bar5 Type + N/A + + + + false + + + + + + ext_pcie_cfg_space_enabled + Ext Pcie Cfg Space Enabled + false + + + legacy_ext_pcie_cfg_space_enabled + Legacy Ext Pcie Cfg Space Enabled + false + + + ext_xvc_vsec_enable + Enable to add the PCIe XVC-VSEC to the Examlpe Design + false + + + + false + + + + + + acs_ext_cap_enable + ACS Ext Capability + false + + + pf1_sriov_bar4_scale + Pf1 Sriov Bar4 Scale + Kilobytes + + + + false + + + + + + pf1_sriov_bar5_size + Pf1 Sriov Bar5 Size + 2 + + + + false + + + + + + pf0_ari_enabled + Pf0 Ari Enabled + false + + + perf_level + Perf Level + Extreme + + + pf0_class_code_base + Pf0 Class Code Base + 07 + + + axisten_if_width + Axisten If Width + 256_bit + + + pf0_sriov_bar4_enabled + Pf0 Sriov Bar4 Enabled + false + + + pf1_sriov_bar0_type + Pf1 Sriov Bar0 Type + Memory + + + + false + + + + + + pf1_bar3_size + Pf1 Bar3 Size + 128 + + + + false + + + + + + pf0_sriov_bar4_prefetchable + Pf0 Sriov Bar4 Prefetchable + false + + + + false + + + + + + pf0_aer_enabled + Pf0 Aer Enabled + true + + + pf0_dsn_enabled + Pf0 Dsn Enabled + false + + + pf1_sriov_bar1_type + Pf1 Sriov Bar1 Type + N/A + + + + false + + + + + + pf0_sriov_bar0_64bit + Pf0 Sriov Bar0 64bit + false + + + pf1_bar4_size + Pf1 Bar4 Size + 128 + + + + false + + + + + + pf0_msi_enabled + Pf0 Msi Enabled + true + + + pf1_sriov_bar5_enabled + Pf1 Sriov Bar5 Enabled + false + + + + false + + + + + + pf1_sriov_bar2_type + Pf1 Sriov Bar2 Type + N/A + + + + false + + + + + + pf0_msix_enabled + Pf0 Msix Enabled + false + + + pf1_bar5_size + Pf1 Bar5 Size + 128 + + + + false + + + + + + pf1_bar4_prefetchable + Pf1 Bar4 Prefetchable + false + + + + false + + + + + + pf0_sriov_bar0_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + pf0_sriov_bar1_prefetchable + Pf0 Sriov Bar1 Prefetchable + false + + + + false + + + + + + pf1_sriov_bar3_type + Pf1 Sriov Bar3 Type + N/A + + + + false + + + + + + pf2_sriov_bar0_scale + Pf2 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf2_expansion_rom_enabled + Pf2 Expansion Rom Enabled + false + + + + false + + + + + + pf2_sriov_bar0_prefetchable + Pf2 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf2_bar5_type + Pf2 Bar5 Type + N/A + + + + false + + + + + + pf2_sriov_bar1_enabled + Pf2 Sriov Bar1 Enabled + false + + + + false + + + + + + pf2_class_code_interface + Pf2 Class Code Interface + 00 + + + pf2_msix_enabled + Pf2 Msix Enabled + false + + + pf2_bar5_prefetchable + Pf2 Bar5 Prefetchable + false + + + pf2_sriov_bar1_64bit + Pf2 Sriov Bar1 64bit + false + + + + false + + + + + + pf2_bar3_64bit + Pf2 Bar3 64bit + false + + + + false + + + + + + pf2_bar3_enabled + Pf2 Bar3 Enabled + false + + + + false + + + + + + pf2_sriov_bar1_scale + Pf2 Sriov Bar1 Scale + Kilobytes + + + + false + + + + + + pf2_bar3_scale + Pf2 Bar3 Scale + Kilobytes + + + + false + + + + + + pf2_sriov_bar4_prefetchable + Pf2 Sriov Bar4 Prefetchable + false + + + + false + + + + + + pf2_sriov_bar2_enabled + Pf2 Sriov Bar2 Enabled + false + + + + false + + + + + + pf2_sriov_bar2_64bit + Pf2 Sriov Bar2 64bit + false + + + + false + + + + + + pf2_bar4_64bit + Pf2 Bar4 64bit + false + + + + false + + + + + + pf2_bar4_enabled + Pf2 Bar4 Enabled + false + + + + false + + + + + + pf2_sriov_bar1_prefetchable + Pf2 Sriov Bar1 Prefetchable + false + + + + false + + + + + + pf2_sriov_bar2_scale + Pf2 Sriov Bar2 Scale + Kilobytes + + + + false + + + + + + pf2_bar4_scale + Pf2 Bar4 Scale + Kilobytes + + + + false + + + + + + pf2_expansion_rom_scale + Pf2 Expansion Rom Scale + Kilobytes + + + + false + + + + + + pf2_expansion_rom_size + Pf2 Expansion Rom Size + 2 + + + + false + + + + + + pf2_sriov_bar3_enabled + Pf2 Sriov Bar3 Enabled + false + + + + false + + + + + + pf2_sriov_bar3_64bit + Pf2 Sriov Bar3 64bit + false + + + + false + + + + + + pf2_base_class_menu + Pf2 Base Class Menu + Memory_controller + + + pf2_sub_class_interface_menu + Pf2 Sub Class Interface Menu + Other_memory_controller + + + pf2_bar5_enabled + Pf2 Bar5 Enabled + false + + + + false + + + + + + pf2_bar3_prefetchable + Pf2 Bar3 Prefetchable + false + + + + false + + + + + + pf2_sriov_bar0_size + Pf2 Sriov Bar0 Size + 2 + + + + false + + + + + + pf2_sriov_bar3_scale + Pf2 Sriov Bar3 Scale + Kilobytes + + + + false + + + + + + pf2_bar5_scale + Pf2 Bar5 Scale + Kilobytes + + + + false + + + + + + pf2_class_code_sub + Pf2 Class Code Sub + 80 + + + pf2_sriov_bar1_size + Pf2 Sriov Bar1 Size + 2 + + + + false + + + + + + pf2_sriov_bar5_prefetchable + Pf2 Sriov Bar5 Prefetchable + false + + + pf2_sriov_bar2_size + Pf2 Sriov Bar2 Size + 2 + + + + false + + + + + + pf2_sriov_bar3_size + Pf2 Sriov Bar3 Size + 2 + + + + false + + + + + + pf2_bar0_enabled + Pf2 Bar0 Enabled + true + + + + false + + + + + + pf2_bar0_type + Pf2 Bar0 Type + Memory + + + + false + + + + + + pf2_bar0_64bit + Pf2 Bar0 64bit + false + + + + false + + + + + + pf2_bar0_prefetchable + Pf2 Bar0 Prefetchable + false + + + + false + + + + + + pf2_bar0_scale + Pf2 Bar0 Scale + Kilobytes + + + + false + + + + + + pf2_bar0_size + Pf2 Bar0 Size + 64 + + + + false + + + + + + pf2_bar1_enabled + Pf2 Bar1 Enabled + false + + + + false + + + + + + pf2_bar1_type + Pf2 Bar1 Type + N/A + + + + false + + + + + + pf2_bar1_64bit + Pf2 Bar1 64bit + false + + + + false + + + + + + pf2_bar1_prefetchable + Pf2 Bar1 Prefetchable + false + + + + false + + + + + + pf2_bar1_scale + Pf2 Bar1 Scale + Kilobytes + + + + false + + + + + + pf2_bar1_size + Pf2 Bar1 Size + 128 + + + + false + + + + + + pf2_sriov_bar4_enabled + Pf2 Sriov Bar4 Enabled + false + + + + false + + + + + + pf2_sriov_bar4_64bit + Pf2 Sriov Bar4 64bit + false + + + + false + + + + + + pf2_sriov_bar2_prefetchable + Pf2 Sriov Bar2 Prefetchable + false + + + + false + + + + + + pf2_sriov_bar4_size + Pf2 Sriov Bar4 Size + 2 + + + + false + + + + + + pf2_msi_enabled + Pf2 Msi Enabled + false + + + + false + + + + + + pf2_sriov_bar4_scale + Pf2 Sriov Bar4 Scale + Kilobytes + + + + false + + + + + + pf2_sriov_bar5_size + Pf2 Sriov Bar5 Size + 2 + + + + false + + + + + + pf2_sriov_bar0_type + Pf2 Sriov Bar0 Type + Memory + + + + false + + + + + + pf2_bar3_size + Pf2 Bar3 Size + 128 + + + + false + + + + + + pf2_sriov_bar1_type + Pf2 Sriov Bar1 Type + N/A + + + + false + + + + + + pf2_bar4_size + Pf2 Bar4 Size + 128 + + + + false + + + + + + pf2_sriov_bar2_type + Pf2 Sriov Bar2 Type + N/A + + + + false + + + + + + pf2_bar5_size + Pf2 Bar5 Size + 128 + + + + false + + + + + + pf2_bar4_prefetchable + Pf2 Bar4 Prefetchable + false + + + + false + + + + + + pf2_sriov_bar3_type + Pf2 Sriov Bar3 Type + N/A + + + + false + + + + + + pf3_sriov_bar0_scale + Pf3 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf3_expansion_rom_enabled + Pf3 Expansion Rom Enabled + false + + + + false + + + + + + pf3_sriov_bar0_prefetchable + Pf3 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf3_bar5_type + Pf3 Bar5 Type + N/A + + + + false + + + + + + pf3_sriov_bar1_enabled + Pf3 Sriov Bar1 Enabled + false + + + + false + + + + + + pf3_class_code_interface + Pf3 Class Code Interface + 00 + + + pf3_msix_enabled + Pf3 Msix Enabled + false + + + pf3_bar5_prefetchable + Pf3 Bar5 Prefetchable + false + + + pf3_sriov_bar1_64bit + Pf3 Sriov Bar1 64bit + false + + + + false + + + + + + pf3_bar3_64bit + Pf3 Bar3 64bit + false + + + + false + + + + + + pf3_bar3_enabled + Pf3 Bar3 Enabled + false + + + + false + + + + + + pf3_sriov_bar1_scale + Pf3 Sriov Bar1 Scale + Kilobytes + + + + false + + + + + + pf3_bar3_scale + Pf3 Bar3 Scale + Kilobytes + + + + false + + + + + + pf3_sriov_bar4_prefetchable + Pf3 Sriov Bar4 Prefetchable + false + + + + false + + + + + + pf3_sriov_bar2_enabled + Pf3 Sriov Bar2 Enabled + false + + + + false + + + + + + pf3_sriov_bar2_64bit + Pf3 Sriov Bar2 64bit + false + + + + false + + + + + + pf3_bar4_64bit + Pf3 Bar4 64bit + false + + + + false + + + + + + pf3_bar4_enabled + Pf3 Bar4 Enabled + false + + + + false + + + + + + pf3_sriov_bar1_prefetchable + Pf3 Sriov Bar1 Prefetchable + false + + + + false + + + + + + pf3_sriov_bar2_scale + Pf3 Sriov Bar2 Scale + Kilobytes + + + + false + + + + + + pf3_bar4_scale + Pf3 Bar4 Scale + Kilobytes + + + + false + + + + + + pf3_expansion_rom_scale + Pf3 Expansion Rom Scale + Kilobytes + + + + false + + + + + + pf3_expansion_rom_size + Pf3 Expansion Rom Size + 2 + + + + false + + + + + + pf3_sriov_bar3_enabled + Pf3 Sriov Bar3 Enabled + false + + + + false + + + + + + pf3_sriov_bar3_64bit + Pf3 Sriov Bar3 64bit + false + + + + false + + + + + + pf3_base_class_menu + Pf3 Base Class Menu + Memory_controller + + + pf3_sub_class_interface_menu + Pf3 Sub Class Interface Menu + Other_memory_controller + + + pf3_bar5_enabled + Pf3 Bar5 Enabled + false + + + + false + + + + + + pf3_bar3_prefetchable + Pf3 Bar3 Prefetchable + false + + + + false + + + + + + pf3_sriov_bar0_size + Pf3 Sriov Bar0 Size + 2 + + + + false + + + + + + pf3_sriov_bar3_scale + Pf3 Sriov Bar3 Scale + Kilobytes + + + + false + + + + + + pf3_bar5_scale + Pf3 Bar5 Scale + Kilobytes + + + + false + + + + + + pf3_class_code_sub + Pf3 Class Code Sub + 80 + + + pf3_sriov_bar1_size + Pf3 Sriov Bar1 Size + 2 + + + + false + + + + + + pf3_sriov_bar5_prefetchable + Pf3 Sriov Bar5 Prefetchable + false + + + pf3_sriov_bar2_size + Pf3 Sriov Bar2 Size + 2 + + + + false + + + + + + pf3_sriov_bar3_size + Pf3 Sriov Bar3 Size + 2 + + + + false + + + + + + pf3_bar0_enabled + Pf3 Bar0 Enabled + true + + + + false + + + + + + pf3_bar0_type + Pf3 Bar0 Type + Memory + + + + false + + + + + + pf3_bar0_64bit + Pf3 Bar0 64bit + false + + + + false + + + + + + pf3_bar0_prefetchable + Pf3 Bar0 Prefetchable + false + + + + false + + + + + + pf3_bar0_scale + Pf3 Bar0 Scale + Kilobytes + + + + false + + + + + + pf3_bar0_size + Pf3 Bar0 Size + 64 + + + + false + + + + + + pf3_bar1_enabled + Pf3 Bar1 Enabled + false + + + + false + + + + + + pf3_bar1_type + Pf3 Bar1 Type + N/A + + + + false + + + + + + pf3_bar1_64bit + Pf3 Bar1 64bit + false + + + + false + + + + + + pf3_bar1_prefetchable + Pf3 Bar1 Prefetchable + false + + + + false + + + + + + pf3_bar1_scale + Pf3 Bar1 Scale + Kilobytes + + + + false + + + + + + pf3_bar1_size + Pf3 Bar1 Size + 128 + + + + false + + + + + + pf3_sriov_bar4_enabled + Pf3 Sriov Bar4 Enabled + false + + + + false + + + + + + pf3_sriov_bar4_64bit + Pf3 Sriov Bar4 64bit + false + + + + false + + + + + + pf3_sriov_bar2_prefetchable + Pf3 Sriov Bar2 Prefetchable + false + + + + false + + + + + + pf3_sriov_bar4_size + Pf3 Sriov Bar4 Size + 2 + + + + false + + + + + + pf3_msi_enabled + Pf3 Msi Enabled + false + + + + false + + + + + + pf3_sriov_bar4_scale + Pf3 Sriov Bar4 Scale + Kilobytes + + + + false + + + + + + pf3_sriov_bar5_size + Pf3 Sriov Bar5 Size + 2 + + + + false + + + + + + pf3_sriov_bar0_type + Pf3 Sriov Bar0 Type + Memory + + + + false + + + + + + pf3_bar3_size + Pf3 Bar3 Size + 128 + + + + false + + + + + + pf3_sriov_bar1_type + Pf3 Sriov Bar1 Type + N/A + + + + false + + + + + + pf3_bar4_size + Pf3 Bar4 Size + 128 + + + + false + + + + + + pf3_sriov_bar2_type + Pf3 Sriov Bar2 Type + N/A + + + + false + + + + + + pf3_bar5_size + Pf3 Bar5 Size + 128 + + + + false + + + + + + pf3_bar4_prefetchable + Pf3 Bar4 Prefetchable + false + + + + false + + + + + + pf3_sriov_bar3_type + Pf3 Sriov Bar3 Type + N/A + + + + false + + + + + + mode_selection + Mode + Advanced + + + pipe_sim + false + + + en_ext_clk + false + + + en_msi_per_vec_masking + false + + + coreclk_freq + CORE CLOCK FREQ + 500 + + + + true + + + + + + plltype + PLL TYPE + QPLL1 + + + axisten_freq + AXISTEN IF FREQ + 250 + + + aspm_support + ASPM Support + No_ASPM + + + SRIOV_CAP_ENABLE_EXT + SRIOV Cap Enable + false + + + cfg_fc_if + true + + + cfg_ext_if + false + + + cfg_status_if + true + + + per_func_status_if + true + + + cfg_mgmt_if + true + + + rcv_msg_if + true + + + + true + + + + + + cfg_tx_msg_if + true + + + cfg_ctl_if + true + + + tx_fc_if + true + + + en_pcie_drp + false + + + en_parity + false + + + en_pl_ifc + false + + + en_pcie_conf + false + + + dis_gt_wizard + false + + + bmd_pio_mode + false + + + sriov_exd_mode + false + + + dbg_checker + false + + + + false + + + + + + enable_ibert + false + + + two_port_switch + false + + + two_port_config + X8G3 + + + RX_PPM_OFFSET + Specify the PPM offset between received data and transmitted data + 0 + + + RX_SSC_PPM + Specify the spread spectrum clocking modulation in PPM + 0 + + + INS_LOSS_NYQ + Indicate the transmitter to receiver insertion loss at the Nyquist frequency, in dB + 15 + + + ins_loss_profile + Add-in_Card + + + + true + + + + + + enable_gen4 + true + + + en_transceiver_status_ports + false + + + + true + + + + + + Shared_Logic + 1 + + + gtwiz_in_core + 1 + + + gtcom_in_core + 2 + + + dedicate_perst + false + + + sys_reset_polarity + ACTIVE_LOW + + + mcap_enablement + MCAP Enable + None + + + mcap_fpga_bitstream_version + MCAP Bitstream Version Register Value + 00000000 + + + + false + + + + + + enable_code + 0000 + + + en_ext_ch_gt_drp + false + + + ext_startup_primitive + false + + + en_gt_selection + false + + + select_quad + GTY_Quad_227 + + + + false + + + + + + copy_pf0 + true + + + copy_sriov_pf0 + true + + + cfg_pm_if + true + + + pcie_id_if + FALSE + + + PL_DISABLE_LANE_REVERSAL + true + + + MSI_X_OPTIONS + None + + + completer_model + false + + + en_dbg_descramble + false + + + enable_jtag_dbg + false + + + + true + + + + + + enable_ltssm_dbg + false + + + + true + + + + + + tl_credits_cd + 15 + + + tl_credits_ch + 15 + + + set_finite_credit + false + + + gen4_eieos_0s7 + true + + + vu9p_board + false + + + PHY_LP_TXPRESET + 4 + + + SYS_RST_N_BOARD_INTERFACE + Custom + + + PCIE_BOARD_INTERFACE + Custom + + + gt_drp_clk_src + GT DRP Clk Source + Internal + + + free_run_freq + Free Run Freq + 100_MHz + + + en_l23_entry + false + + + aws_mode_value + aws mode value + 0 + + + enable_ccix + FALSE + + + enable_dvsec + FALSE + + + X1_CH_EN + X1Y15 + + + X2_CH_EN + X1Y15 X1Y14 + + + X4_CH_EN + X1Y15 X1Y14 X1Y13 X1Y12 + + + X8_CH_EN + X1Y15 X1Y14 X1Y13 X1Y12 X1Y11 X1Y10 X1Y9 X1Y8 + + + XS_CH_EN + X1Y15 X1Y14 X1Y13 X1Y12 X1Y11 X1Y10 X1Y9 X1Y8 X1Y7 X1Y6 X1Y5 X1Y4 X1Y3 X1Y2 X1Y1 X1Y0 + + + GT_TYPE + GTY + + + TX_RX_MASTER_CHANNEL + X1Y15 + + + ext_sys_clk_bufg + false + + + axisten_if_enable_msg_route + 20000 + + + + true + + + + + + enable_more_clk + false + + + disable_bram_pipeline + false + + + disable_eq_synchronizer + false + + + axisten_if_enable_msg_route_override + true + + + enable_auto_rxeq + False + + + pf0_ats_enabled + Pf0 Ats Enabled + false + + + three_port_switch + Three Port Switch Enable + false + + + pf0_pri_enabled + Pf0 Pri Enabled + false + + + gen_pipe_debug + false + + + enable_mark_debug + false + + + enable_multipf_aer + false + + + master_cal_only + false + + + rbar_enable + false + + + pf0_rbar_num + Number of Resizable BARs for PF0 + 1 + + + pf1_rbar_num + Number of Resizable BARs for PF1 + 1 + + + pf2_rbar_num + Number of Resizable BARs for PF2 + 1 + + + pf3_rbar_num + Number of Resizable BARs for PF3 + 1 + + + pf0_bar0_index + PF0 BAR0 index + 0 + + + pf0_bar1_index + PF0 BAR1 index + 7 + + + pf0_bar2_index + PF0 BAR2 index + 7 + + + pf0_bar3_index + PF0 BAR3 index + 7 + + + pf0_bar4_index + PF0 BAR4 index + 7 + + + pf0_bar5_index + PF0 BAR5 index + 7 + + + pf1_bar0_index + PF0 BAR0 index + 0 + + + pf1_bar1_index + PF1 BAR1 index + 7 + + + pf1_bar2_index + PF1 BAR2 index + 7 + + + pf1_bar3_index + PF1 BAR3 index + 7 + + + pf1_bar4_index + PF1 BAR4 index + 7 + + + pf1_bar5_index + PF1 BAR5 index + 7 + + + pf2_bar0_index + PF2 BAR0 index + 0 + + + pf2_bar1_index + PF2 BAR1 index + 7 + + + pf2_bar2_index + PF2 BAR2 index + 7 + + + pf2_bar3_index + PF2 BAR3 index + 7 + + + pf2_bar4_index + PF2 BAR4 index + 7 + + + pf2_bar5_index + PF2 BAR5 index + 7 + + + pf3_bar0_index + PF3 BAR0 index + 0 + + + pf3_bar1_index + PF3 BAR1 index + 7 + + + pf3_bar2_index + PF3 BAR2 index + 7 + + + pf3_bar3_index + PF3 BAR3 index + 7 + + + pf3_bar4_index + PF3 BAR4 index + 7 + + + pf3_bar5_index + PF3 BAR5 index + 7 + + + pf0_rbar_cap_bar0 + PF0 RBAR CAP BAR0 + 0x00000000fff0 + + + pf0_rbar_cap_bar1 + PF0 RBAR CAP BAR1 + 0x000000000000 + + + pf0_rbar_cap_bar2 + PF0 RBAR CAP BAR2 + 0x000000000000 + + + pf0_rbar_cap_bar3 + PF0 RBAR CAP BAR3 + 0x000000000000 + + + pf0_rbar_cap_bar4 + PF0 RBAR CAP BAR4 + 0x000000000000 + + + pf0_rbar_cap_bar5 + PF0 RBAR CAP BAR5 + 0x000000000000 + + + pf1_rbar_cap_bar0 + PF1 RBAR CAP BAR0 + 0x00000000fff0 + + + pf1_rbar_cap_bar1 + PF1 RBAR CAP BAR1 + 0x000000000000 + + + pf1_rbar_cap_bar2 + PF1 RBAR CAP BAR2 + 0x000000000000 + + + pf1_rbar_cap_bar3 + PF1 RBAR CAP BAR3 + 0x000000000000 + + + pf1_rbar_cap_bar4 + PF1 RBAR CAP BAR4 + 0x000000000000 + + + pf1_rbar_cap_bar5 + PF1 RBAR CAP BAR5 + 0x000000000000 + + + pf2_rbar_cap_bar0 + PF2 RBAR CAP BAR0 + 0x00000000fff0 + + + pf2_rbar_cap_bar1 + PF2 RBAR CAP BAR1 + 0x000000000000 + + + pf2_rbar_cap_bar2 + PF2 RBAR CAP BAR2 + 0x000000000000 + + + pf2_rbar_cap_bar3 + PF2 RBAR CAP BAR3 + 0x000000000000 + + + pf2_rbar_cap_bar4 + PF2 RBAR CAP BAR4 + 0x000000000000 + + + pf2_rbar_cap_bar5 + PF2 RBAR CAP BAR5 + 0x000000000000 + + + pf3_rbar_cap_bar0 + PF3 RBAR CAP BAR0 + 0x00000000fff0 + + + pf3_rbar_cap_bar1 + PF3 RBAR CAP BAR1 + 0x000000000000 + + + pf3_rbar_cap_bar2 + PF3 RBAR CAP BAR2 + 0x000000000000 + + + pf3_rbar_cap_bar3 + PF3 RBAR CAP BAR3 + 0x000000000000 + + + pf3_rbar_cap_bar4 + PF3 RBAR CAP BAR4 + 0x000000000000 + + + pf3_rbar_cap_bar5 + PF3 RBAR CAP BAR5 + 0x000000000000 + + + enable_multi_pcie + false + + + msix_type + MSI-X Type + HARD + + + VFG0_MSIX_CAP_PBA_OFFSET + vfg0 Msix Cap Pba Offset + 00000000 + + + VFG1_MSIX_CAP_PBA_OFFSET + vfg1 Msix Cap Pba Offset + 00000000 + + + VFG2_MSIX_CAP_PBA_OFFSET + vfg2 Msix Cap Pba Offset + 00000000 + + + VFG3_MSIX_CAP_PBA_OFFSET + vfg3 Msix Cap Pba Offset + 00000000 + + + VFG0_MSIX_CAP_TABLE_OFFSET + vfg0 Msix Cap table Offset + 00000000 + + + VFG1_MSIX_CAP_TABLE_OFFSET + vfg1 Msix Cap table Offset + 00000000 + + + VFG2_MSIX_CAP_TABLE_OFFSET + vfg2 Msix Cap table Offset + 00000000 + + + VFG3_MSIX_CAP_TABLE_OFFSET + vfg3 Msix Cap table Offset + 00000000 + + + VFG0_MSIX_CAP_TABLE_SIZE + vfg0 Msix Cap Table Size + 0 + + + VFG1_MSIX_CAP_TABLE_SIZE + vfg1 Msix Cap Table Size + 0 + + + VFG2_MSIX_CAP_TABLE_SIZE + vfg2 Msix Cap Table Size + 0 + + + VFG3_MSIX_CAP_TABLE_SIZE + vfg3 Msix Cap Table Size + 0 + + + disable_gt_loc + Disable GT loc constraint delivery + false + + + use_standard_interfaces + use standard interfaces for IPI design + false + + + dma_2rp + Truncate ports for 2RP DMA design + false + + + disable_user_clock_root + true + + + qdma_tph_msix_brams_dis + false + + + double_quad + false + + + enable_epyc_chipset_fix + false + + + MASTER_GT + GTHE4_CHANNEL_X49Y99 + + + enable_msix_32vec + false + + + broadcom_sbr_wa + false + + + user_interface_signals + false + + + link_training_signals + false + + + transmit_fc_interface + false + + + config_fc_interface + false + + + config_status_interface + false + + + config_mgmt_interface + false + + + rx_mesg_interface + false + + + config_tx_mesg_interface + false + + + config_interface + false + + + + false + + + + + + config_ctrl_interface + false + + + config_pwr_mgmt_interface + false + + + interrupt_interface + false + + + descrambler_pipe_debug_signals + false + + + + false + + + + + + descrambler_user_interface_signals + false + + + exdes_simulation_tab + false + + + tl_tx_mux_strict_priority + false + + + + + UltraScale+ Integrated Block (PCIE4C) for PCI Express + + XPM_CDC + XPM_FIFO + XPM_MEMORY + + 10 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2020.2 + + + + + + + + -- cgit v1.2.3