From dc0b3db1b4f1895a07e5fe280ee3790e87f97b9f Mon Sep 17 00:00:00 2001 From: Ataberk Date: Sun, 25 Sep 2022 17:22:03 +0200 Subject: Initial commit --- .../sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bd | 461 + .../sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bxml | 100 + .../ip/phy_ddr4/bd_0/hdl/bd_9f2c_wrapper.v | 173 + .../bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xci | 1011 + .../bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xml | 27421 +++++++++++++++++++ .../ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xci | 85 + .../ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xml | 680 + .../bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xci | 289 + .../bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xml | 8609 ++++++ .../ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xci | 145 + .../ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xml | 3522 +++ .../ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xci | 149 + .../ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xml | 3526 +++ .../phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xci | 175 + .../phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xml | 3992 +++ .../phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xci | 175 + .../phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xml | 3992 +++ .../phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xci | 289 + .../phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xml | 4142 +++ .../bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xci | 175 + .../bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xml | 3992 +++ .../bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xci | 175 + .../bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xml | 3992 +++ .../bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xci | 289 + .../bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xml | 4142 +++ .../ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xci | 157 + .../ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xml | 2190 ++ .../sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xci | 663 + .../sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xml | 4885 ++++ .../XUPVVH.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xci | 461 + .../XUPVVH.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xml | 8312 ++++++ 31 files changed, 88369 insertions(+) create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bd create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bxml create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/hdl/bd_9f2c_wrapper.v create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xci create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xml create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xci create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xml create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xci create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xml create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xci create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xml create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xci create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xml create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xci create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xml create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xci create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xml create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xci create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xml create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xci create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xml create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xci create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xml create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xci create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xml create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xci create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xml create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xci create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xml create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xci create mode 100644 projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xml (limited to 'projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4') diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bd b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bd new file mode 100644 index 0000000..e9aa41e --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bd @@ -0,0 +1,461 @@ +{ + "design": { + "design_info": { + "boundary_crc": "0xBCE55F3916635D26", + "design_src": "SBD", + "device": "xcvu37p-fsvh2892-2-e", + "name": "bd_9f2c", + "scoped": "true", + "synth_flow_mode": "None", + "tool_version": "2019.2", + "validated": "true" + }, + "design_tree": { + "microblaze_I": "", + "rst_0": "", + "ilmb": "", + "dlmb": "", + "dlmb_cntlr": "", + "ilmb_cntlr": "", + "lmb_bram_I": "", + "second_dlmb_cntlr": "", + "second_ilmb_cntlr": "", + "second_lmb_bram_I": "", + "iomodule_0": "" + }, + "interface_ports": { + "IO": { + "mode": "Master", + "vlnv": "xilinx.com:interface:mcsio_bus_rtl:1.0" + }, + "TRACE": { + "mode": "Master", + "vlnv": "xilinx.com:interface:mbtrace_rtl:2.0" + } + }, + "ports": { + "Clk": { + "type": "clk", + "direction": "I", + "parameters": { + "ASSOCIATED_ASYNC_RESET": { + "value": "Reset" + }, + "CLK_DOMAIN": { + "value": "bd_9f2c_Clk", + "value_src": "constant" + }, + "FREQ_HZ": { + "value": "100000000" + }, + "INSERT_VIP": { + "value": "0", + "value_src": "default" + }, + "PHASE": { + "value": "0.000", + "value_src": "default" + } + } + }, + "Reset": { + "type": "rst", + "direction": "I", + "parameters": { + "INSERT_VIP": { + "value": "0", + "value_src": "default" + }, + "POLARITY": { + "value": "ACTIVE_HIGH" + } + } + } + }, + "components": { + "microblaze_I": { + "vlnv": "xilinx.com:ip:microblaze:11.0", + "xci_name": "bd_9f2c_microblaze_I_0", + "parameters": { + "C_ASYNC_WAKEUP": { + "value": "3" + }, + "C_DEBUG_ENABLED": { + "value": "0" + }, + "C_FAULT_TOLERANT": { + "value": "0" + }, + "C_INSTANCE": { + "value": "mb_microblaze_0" + }, + "C_PC_WIDTH": { + "value": "17" + }, + "C_TRACE": { + "value": "1" + }, + "C_USE_BARREL": { + "value": "1" + }, + "C_USE_DIV": { + "value": "1" + }, + "C_USE_EXT_BRK": { + "value": "0" + }, + "C_USE_EXT_NM_BRK": { + "value": "0" + }, + "C_USE_HW_MUL": { + "value": "1" + }, + "C_USE_PCMP_INSTR": { + "value": "1" + }, + "C_USE_REORDER_INSTR": { + "value": "0" + } + }, + "hdl_attributes": { + "BMM_INFO_PROCESSOR": { + "value": "microblaze-le > bd_9f2c dlmb_cntlr", + "value_src": "default" + }, + "KEEP_HIERARCHY": { + "value": "yes", + "value_src": "default" + } + } + }, + "rst_0": { + "vlnv": "xilinx.com:ip:proc_sys_reset:5.0", + "xci_name": "bd_9f2c_rst_0_0" + }, + "ilmb": { + "vlnv": "xilinx.com:ip:lmb_v10:3.0", + "xci_name": "bd_9f2c_ilmb_0", + "parameters": { + "C_LMB_NUM_SLAVES": { + "value": "2" + } + } + }, + "dlmb": { + "vlnv": "xilinx.com:ip:lmb_v10:3.0", + "xci_name": "bd_9f2c_dlmb_0", + "parameters": { + "C_LMB_NUM_SLAVES": { + "value": "3" + } + } + }, + "dlmb_cntlr": { + "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0", + "xci_name": "bd_9f2c_dlmb_cntlr_0", + "parameters": { + "C_BASEADDR": { + "value": "0x0000000000000000" + }, + "C_HIGHADDR": { + "value": "0x000000000000FFFF" + }, + "C_MASK": { + "value": "0x00000000C0010000" + } + }, + "hdl_attributes": { + "BMM_INFO_ADDRESS_SPACE": { + "value": "byte 0x00000000 32 > bd_9f2c lmb_bram_I bd_9f2c second_lmb_bram_I", + "value_src": "default" + }, + "KEEP_HIERARCHY": { + "value": "yes", + "value_src": "default" + } + } + }, + "ilmb_cntlr": { + "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0", + "xci_name": "bd_9f2c_ilmb_cntlr_0", + "parameters": { + "C_BASEADDR": { + "value": "0x0000000000000000" + }, + "C_HIGHADDR": { + "value": "0x000000000000FFFF" + }, + "C_MASK": { + "value": "0x0000000080010000" + } + } + }, + "lmb_bram_I": { + "vlnv": "xilinx.com:ip:blk_mem_gen:8.4", + "xci_name": "bd_9f2c_lmb_bram_I_0", + "parameters": { + "Memory_Type": { + "value": "True_Dual_Port_RAM" + } + } + }, + "second_dlmb_cntlr": { + "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0", + "xci_name": "bd_9f2c_second_dlmb_cntlr_0", + "parameters": { + "C_BASEADDR": { + "value": "0x0000000000010000" + }, + "C_HIGHADDR": { + "value": "0x0000000000017FFF" + }, + "C_MASK": { + "value": "0x00000000C0010000" + } + }, + "hdl_attributes": { + "BMM_INFO_ADDRESS_RANGE": { + "value": " ", + "value_src": "default" + } + } + }, + "second_ilmb_cntlr": { + "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0", + "xci_name": "bd_9f2c_second_ilmb_cntlr_0", + "parameters": { + "C_BASEADDR": { + "value": "0x0000000000010000" + }, + "C_HIGHADDR": { + "value": "0x0000000000017FFF" + }, + "C_MASK": { + "value": "0x0000000080010000" + } + } + }, + "second_lmb_bram_I": { + "vlnv": "xilinx.com:ip:blk_mem_gen:8.4", + "xci_name": "bd_9f2c_second_lmb_bram_I_0", + "parameters": { + "Memory_Type": { + "value": "True_Dual_Port_RAM" + } + } + }, + "iomodule_0": { + "vlnv": "xilinx.com:ip:iomodule:3.1", + "xci_name": "bd_9f2c_iomodule_0_0", + "parameters": { + "C_BASEADDR": { + "value": "0x0000000080000000" + }, + "C_HIGHADDR": { + "value": "0x000000008000FFFF" + }, + "C_INSTANCE": { + "value": "iomodule" + }, + "C_INTC_ADDR_WIDTH": { + "value": "17" + }, + "C_INTC_HAS_FAST": { + "value": "1" + }, + "C_INTC_USE_IRQ_OUT": { + "value": "1" + }, + "C_IO_BASEADDR": { + "value": "0x00000000C0000000" + }, + "C_IO_HIGHADDR": { + "value": "0x00000000FFFFFFFF" + }, + "C_IO_MASK": { + "value": "0x00000000C0000000" + }, + "C_MASK": { + "value": "0x00000000C0000000" + }, + "C_USE_IO_BUS": { + "value": "1" + } + } + } + }, + "interface_nets": { + "ilmb_port": { + "interface_ports": [ + "ilmb_cntlr/BRAM_PORT", + "lmb_bram_I/BRAM_PORTB" + ] + }, + "dlmb_port": { + "interface_ports": [ + "dlmb_cntlr/BRAM_PORT", + "lmb_bram_I/BRAM_PORTA" + ] + }, + "ilmb_port_2": { + "interface_ports": [ + "second_ilmb_cntlr/BRAM_PORT", + "second_lmb_bram_I/BRAM_PORTB" + ] + }, + "dlmb_sl_2": { + "interface_ports": [ + "dlmb/LMB_Sl_2", + "second_dlmb_cntlr/SLMB" + ] + }, + "iomodule_0_IO": { + "interface_ports": [ + "IO", + "iomodule_0/IO_BUS" + ] + }, + "dlmb_port_2": { + "interface_ports": [ + "second_dlmb_cntlr/BRAM_PORT", + "second_lmb_bram_I/BRAM_PORTA" + ] + }, + "microblaze_I_Trace": { + "interface_ports": [ + "TRACE", + "microblaze_I/TRACE" + ] + }, + "ilmb_sl_1": { + "interface_ports": [ + "ilmb/LMB_Sl_1", + "second_ilmb_cntlr/SLMB" + ] + }, + "dlmb_sl_1": { + "interface_ports": [ + "dlmb/LMB_Sl_1", + "iomodule_0/SLMB" + ] + }, + "dlmb_sl_0": { + "interface_ports": [ + "dlmb/LMB_Sl_0", + "dlmb_cntlr/SLMB" + ] + }, + "ilmb_sl_0": { + "interface_ports": [ + "ilmb/LMB_Sl_0", + "ilmb_cntlr/SLMB" + ] + }, + "dlmb": { + "interface_ports": [ + "microblaze_I/DLMB", + "dlmb/LMB_M" + ] + }, + "ilmb": { + "interface_ports": [ + "microblaze_I/ILMB", + "ilmb/LMB_M" + ] + } + }, + "nets": { + "Clk2": { + "ports": [ + "Clk", + "microblaze_I/Clk", + "ilmb/LMB_Clk", + "dlmb/LMB_Clk", + "dlmb_cntlr/LMB_Clk", + "ilmb_cntlr/LMB_Clk", + "second_dlmb_cntlr/LMB_Clk", + "second_ilmb_cntlr/LMB_Clk", + "iomodule_0/Clk", + "rst_0/slowest_sync_clk" + ] + }, + "Reset": { + "ports": [ + "Reset", + "rst_0/ext_reset_in" + ] + }, + "MB_Reset": { + "ports": [ + "rst_0/mb_reset", + "microblaze_I/Reset" + ] + }, + "LMB_Rst2": { + "ports": [ + "rst_0/bus_struct_reset", + "ilmb/SYS_Rst", + "dlmb/SYS_Rst", + "ilmb_cntlr/LMB_Rst", + "dlmb_cntlr/LMB_Rst", + "second_ilmb_cntlr/LMB_Rst", + "second_dlmb_cntlr/LMB_Rst" + ] + }, + "IO_Rst": { + "ports": [ + "rst_0/peripheral_reset", + "iomodule_0/Rst" + ] + } + }, + "addressing": { + "/microblaze_I": { + "address_spaces": { + "Data": { + "range": "4G", + "width": "32", + "segments": { + "SEG_dlmb_cntlr_Mem": { + "address_block": "/dlmb_cntlr/SLMB/Mem", + "offset": "0x00000000", + "range": "64K" + }, + "SEG_iomodule_0_IO": { + "address_block": "/iomodule_0/SLMB/IO", + "offset": "0xC0000000", + "range": "1G" + }, + "SEG_iomodule_0_Reg": { + "address_block": "/iomodule_0/SLMB/Reg", + "offset": "0x80000000", + "range": "64K" + }, + "SEG_second_dlmb_cntlr_Mem": { + "address_block": "/second_dlmb_cntlr/SLMB/Mem", + "offset": "0x00010000", + "range": "32K" + } + } + }, + "Instruction": { + "range": "4G", + "width": "32", + "segments": { + "SEG_ilmb_cntlr_Mem": { + "address_block": "/ilmb_cntlr/SLMB/Mem", + "offset": "0x00000000", + "range": "64K" + }, + "SEG_second_ilmb_cntlr_Mem": { + "address_block": "/second_ilmb_cntlr/SLMB/Mem", + "offset": "0x00010000", + "range": "32K" + } + } + } + } + } + } + } +} \ No newline at end of file diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bxml b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bxml new file mode 100644 index 0000000..ad5b074 --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bxml @@ -0,0 +1,100 @@ + + + + Composite Fileset + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/hdl/bd_9f2c_wrapper.v b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/hdl/bd_9f2c_wrapper.v new file mode 100644 index 0000000..1a6ed56 --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/hdl/bd_9f2c_wrapper.v @@ -0,0 +1,173 @@ +//Copyright 1986-2019 Xilinx, Inc. All Rights Reserved. +//-------------------------------------------------------------------------------- +//Command: generate_target bd_9f2c_wrapper.bd +//Design : bd_9f2c_wrapper +//Purpose: IP block netlist +//-------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module bd_9f2c_wrapper + (Clk, + IO_addr_strobe, + IO_address, + IO_byte_enable, + IO_read_data, + IO_read_strobe, + IO_ready, + IO_write_data, + IO_write_strobe, + Reset, + TRACE_data_access, + TRACE_data_address, + TRACE_data_byte_enable, + TRACE_data_read, + TRACE_data_write, + TRACE_data_write_value, + TRACE_dcache_hit, + TRACE_dcache_rdy, + TRACE_dcache_read, + TRACE_dcache_req, + TRACE_delay_slot, + TRACE_ex_piperun, + TRACE_exception_kind, + TRACE_exception_taken, + TRACE_icache_hit, + TRACE_icache_rdy, + TRACE_icache_req, + TRACE_instruction, + TRACE_jump_hit, + TRACE_jump_taken, + TRACE_mb_halted, + TRACE_mem_piperun, + TRACE_msr_reg, + TRACE_new_reg_value, + TRACE_of_piperun, + TRACE_pc, + TRACE_pid_reg, + TRACE_reg_addr, + TRACE_reg_write, + TRACE_valid_instr); + input Clk; + output IO_addr_strobe; + output [31:0]IO_address; + output [3:0]IO_byte_enable; + input [31:0]IO_read_data; + output IO_read_strobe; + input IO_ready; + output [31:0]IO_write_data; + output IO_write_strobe; + input Reset; + output TRACE_data_access; + output [0:31]TRACE_data_address; + output [0:3]TRACE_data_byte_enable; + output TRACE_data_read; + output TRACE_data_write; + output [0:31]TRACE_data_write_value; + output TRACE_dcache_hit; + output TRACE_dcache_rdy; + output TRACE_dcache_read; + output TRACE_dcache_req; + output TRACE_delay_slot; + output TRACE_ex_piperun; + output [0:4]TRACE_exception_kind; + output TRACE_exception_taken; + output TRACE_icache_hit; + output TRACE_icache_rdy; + output TRACE_icache_req; + output [0:31]TRACE_instruction; + output TRACE_jump_hit; + output TRACE_jump_taken; + output TRACE_mb_halted; + output TRACE_mem_piperun; + output [0:14]TRACE_msr_reg; + output [0:31]TRACE_new_reg_value; + output TRACE_of_piperun; + output [0:31]TRACE_pc; + output [0:7]TRACE_pid_reg; + output [0:4]TRACE_reg_addr; + output TRACE_reg_write; + output TRACE_valid_instr; + + wire Clk; + wire IO_addr_strobe; + wire [31:0]IO_address; + wire [3:0]IO_byte_enable; + wire [31:0]IO_read_data; + wire IO_read_strobe; + wire IO_ready; + wire [31:0]IO_write_data; + wire IO_write_strobe; + wire Reset; + wire TRACE_data_access; + wire [0:31]TRACE_data_address; + wire [0:3]TRACE_data_byte_enable; + wire TRACE_data_read; + wire TRACE_data_write; + wire [0:31]TRACE_data_write_value; + wire TRACE_dcache_hit; + wire TRACE_dcache_rdy; + wire TRACE_dcache_read; + wire TRACE_dcache_req; + wire TRACE_delay_slot; + wire TRACE_ex_piperun; + wire [0:4]TRACE_exception_kind; + wire TRACE_exception_taken; + wire TRACE_icache_hit; + wire TRACE_icache_rdy; + wire TRACE_icache_req; + wire [0:31]TRACE_instruction; + wire TRACE_jump_hit; + wire TRACE_jump_taken; + wire TRACE_mb_halted; + wire TRACE_mem_piperun; + wire [0:14]TRACE_msr_reg; + wire [0:31]TRACE_new_reg_value; + wire TRACE_of_piperun; + wire [0:31]TRACE_pc; + wire [0:7]TRACE_pid_reg; + wire [0:4]TRACE_reg_addr; + wire TRACE_reg_write; + wire TRACE_valid_instr; + + bd_9f2c bd_9f2c_i + (.Clk(Clk), + .IO_addr_strobe(IO_addr_strobe), + .IO_address(IO_address), + .IO_byte_enable(IO_byte_enable), + .IO_read_data(IO_read_data), + .IO_read_strobe(IO_read_strobe), + .IO_ready(IO_ready), + .IO_write_data(IO_write_data), + .IO_write_strobe(IO_write_strobe), + .Reset(Reset), + .TRACE_data_access(TRACE_data_access), + .TRACE_data_address(TRACE_data_address), + .TRACE_data_byte_enable(TRACE_data_byte_enable), + .TRACE_data_read(TRACE_data_read), + .TRACE_data_write(TRACE_data_write), + .TRACE_data_write_value(TRACE_data_write_value), + .TRACE_dcache_hit(TRACE_dcache_hit), + .TRACE_dcache_rdy(TRACE_dcache_rdy), + .TRACE_dcache_read(TRACE_dcache_read), + .TRACE_dcache_req(TRACE_dcache_req), + .TRACE_delay_slot(TRACE_delay_slot), + .TRACE_ex_piperun(TRACE_ex_piperun), + .TRACE_exception_kind(TRACE_exception_kind), + .TRACE_exception_taken(TRACE_exception_taken), + .TRACE_icache_hit(TRACE_icache_hit), + .TRACE_icache_rdy(TRACE_icache_rdy), + .TRACE_icache_req(TRACE_icache_req), + .TRACE_instruction(TRACE_instruction), + .TRACE_jump_hit(TRACE_jump_hit), + .TRACE_jump_taken(TRACE_jump_taken), + .TRACE_mb_halted(TRACE_mb_halted), + .TRACE_mem_piperun(TRACE_mem_piperun), + .TRACE_msr_reg(TRACE_msr_reg), + .TRACE_new_reg_value(TRACE_new_reg_value), + .TRACE_of_piperun(TRACE_of_piperun), + .TRACE_pc(TRACE_pc), + .TRACE_pid_reg(TRACE_pid_reg), + .TRACE_reg_addr(TRACE_reg_addr), + .TRACE_reg_write(TRACE_reg_write), + .TRACE_valid_instr(TRACE_valid_instr)); +endmodule diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xci b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xci new file mode 100644 index 0000000..cefa40d --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xci @@ -0,0 +1,1011 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_microblaze_I_0 + + + bd_9f2c_Clk + 100000000 + 0 + 0.000 + + 30000000 + 0 + 0.000 + 1 + 32 + 0 + LEVEL_HIGH + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 100000000 + 0 + 0 + 0 + 0 + 0 + 100000000 + 1 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0.000 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0.000 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0.000 + 0 + 0 + 0 + 0 + 0 + LEVEL_HIGH + 0 + 0 + 0 + 100000000 + 0 + 0 + 0 + 0 + 0 + 100000000 + 1 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0.000 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0.000 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0.000 + 0 + 0 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 17 + 1 + 1 + 0 + 1 + 3 + 0 + 0x0000000000000000 + 0 + 8192 + 32 + 32 + 17 + 1 + 0x0000000000000000 + 8192 + 0 + 0 + 0x000000003FFFFFFF + 4 + 0 + 0 + 32 + 0 + 5 + 0 + 0 + 1 + 0 + 0 + 8192 + 0 + 0 + 0 + 1 + 0 + 0 + 1 + 1 + virtexuplusHBM + 0 + 0 + 100000000 + 0 + 0 + 32 + 1 + 0x0000000000000000 + 0 + 0 + 0x000000003FFFFFFF + 4 + 0 + 0 + 0 + 0 + bd_9f2c_microblaze_I_0 + 2 + 0 + 0 + 1 + 0 + 0 + 0 + 4 + 2 + 0 + 3 + 16 + 32 + 32 + 0 + 31 + 32 + 0 + 0 + 32 + 32 + 31 + 32 + 0 + 1 + 0 + 0 + 2 + 2 + 1 + 1 + 2 + 0 + 0 + 17 + 32 + 0 + 0x00 + 0x00000000 + 0x00000000 + 0 + 0 + 1 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 32 + 17 + 1 + 1 + 0 + 1 + 3 + 0 + 0x0000000000000000 + 0 + 8192 + 32 + 17 + 1 + 0x0000000000000000 + 8192 + 0 + 0 + 0x000000003FFFFFFF + 4 + 0 + 0 + 0 + 32 + 0 + 5 + 0 + 0 + 1 + 0 + 0 + 8192 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 1 + 0 + 1 + 0 + 0 + 100000000 + 0 + 0 + 1 + 0x0000000000000000 + 0 + 0 + 0x000000003FFFFFFF + 4 + 0 + 0 + 0 + 0 + 0 + mb_microblaze_0 + 2 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 4 + 2 + 0 + 3 + 16 + 32 + 5 + 5 + 1 + 0 + 1 + 1 + 0 + 31 + 1 + 32 + 32 + 0 + 1 + 0 + 32 + 5 + 5 + 1 + 1 + 1 + 0 + 31 + 1 + 32 + 32 + 1 + 0 + 1 + 0 + 0 + 2 + 2 + 1 + 1 + 2 + 0 + 0 + 17 + 0 + 0x00 + 0x00000000 + 0 + 0 + 0 + 0 + 0 + 0 + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 0 + 1 + 0 + 1 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + bd_9f2c_microblaze_I_0 + 0 + 0 + virtexuplusHBM + + + xcvu37p + fsvh2892 + VERILOG + + MIXED + -2 + + E + TRUE + TRUE + IP_Integrator + 2 + TRUE + . + + . + 2019.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xml b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xml new file mode 100644 index 0000000..31146ac --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xml @@ -0,0 +1,27421 @@ + + + xilinx.com + customized_ip + bd_9f2c_microblaze_I_0 + 1.0 + + + CLK.CLK + Clk + Clock input + + + + + + + CLK + + + Clk + + + + + + ASSOCIATED_BUSIF + M0_AXIS:S0_AXIS:M1_AXIS:S1_AXIS:M2_AXIS:S2_AXIS:M3_AXIS:S3_AXIS:M4_AXIS:S4_AXIS:M5_AXIS:S5_AXIS:M6_AXIS:S6_AXIS:M7_AXIS:S7_AXIS:M8_AXIS:S8_AXIS:M9_AXIS:S9_AXIS:M10_AXIS:S10_AXIS:M11_AXIS:S11_AXIS:M12_AXIS:S12_AXIS:M13_AXIS:S13_AXIS:M14_AXIS:S14_AXIS:M15_AXIS:S15_AXIS:DLMB:ILMB:M_AXI_DP:M_AXI_IP:M_AXI_DC:M_AXI_IC:M_ACE_DC:M_ACE_IC:MON_DLMB:MON_ILMB:MON_AXI_DP:MON_AXI_IP:MON_AXI_DC:MON_AXI_IC:MON_ACE_DC:MON_ACE_IC + + + ASSOCIATED_RESET + Reset + + + FREQ_HZ + Clk frequency + Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + bd_9f2c_Clk + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + RST.RESET + Reset + Reset + + + + + + + RST + + + Reset + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PROCESSOR + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + INTERRUPT + INTERRUPT + Interrupt Input + + + + + + + ACK + + + Interrupt_Ack + + + + + ADDRESS + + + Interrupt_Address + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + LOW_LATENCY + 0 + + + + + + true + + + + + + MON_INTERRUPT + INTERRUPT + Interrupt Input + + + + + + + ACK + + + Interrupt_Ack + + + + + ADDRESS + + + Interrupt_Address + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + LOW_LATENCY + 0 + + + + + + false + + + + + + DLMB + DLMB + Data Local Memory Bus + + + + + + + + + ABUS + + + Data_Addr + + + + + ADDRSTROBE + + + D_AS + + + + + BE + + + Byte_Enable + + + + + CE + + + DCE + + + + + READDBUS + + + Data_Read + + + + + READSTROBE + + + Read_Strobe + + + + + READY + + + DReady + + + + + UE + + + DUE + + + + + WAIT + + + DWait + + + + + WRITEDBUS + + + Data_Write + + + + + WRITESTROBE + + + Write_Strobe + + + + + + ADDR_WIDTH + 32 + + + DATA_WIDTH + 32 + + + PROTOCOL + STANDARD + + + READ_WRITE_MODE + READ_WRITE + + + + + + true + + + + + + MON_DLMB + DLMB + Data Local Memory Bus Monitor + + + + + + + ABUS + + + Data_Addr + + + + + ADDRSTROBE + + + D_AS + + + + + BE + + + Byte_Enable + + + + + CE + + + DCE + + + + + READDBUS + + + Data_Read + + + + + READSTROBE + + + Read_Strobe + + + + + READY + + + DReady + + + + + UE + + + DUE + + + + + WAIT + + + DWait + + + + + WRITEDBUS + + + Data_Write + + + + + WRITESTROBE + + + Write_Strobe + + + + + + ADDR_WIDTH + 32 + + + DATA_WIDTH + 32 + + + PROTOCOL + STANDARD + + + READ_WRITE_MODE + READ_WRITE + + + + + + false + + + + + + ILMB + ILMB + Instruction Local Memory Bus + + + + + + + + + ABUS + + + Instr_Addr + + + + + ADDRSTROBE + + + I_AS + + + + + CE + + + ICE + + + + + READDBUS + + + Instr + + + + + READSTROBE + + + IFetch + + + + + READY + + + IReady + + + + + UE + + + IUE + + + + + WAIT + + + IWAIT + + + + + + ADDR_WIDTH + 32 + + + DATA_WIDTH + 32 + + + PROTOCOL + STANDARD + + + READ_WRITE_MODE + READ_ONLY + + + + + + true + + + + + + MON_ILMB + ILMB + Instruction Local Memory Bus Monitor + + + + + + + ABUS + + + Instr_Addr + + + + + ADDRSTROBE + + + I_AS + + + + + CE + + + ICE + + + + + READDBUS + + + Instr + + + + + READSTROBE + + + IFetch + + + + + READY + + + IReady + + + + + UE + + + IUE + + + + + WAIT + + + IWAIT + + + + + + ADDR_WIDTH + 32 + + + DATA_WIDTH + 32 + + + PROTOCOL + STANDARD + + + READ_WRITE_MODE + READ_ONLY + + + + + + false + + + + + + M_AXI_DP + M_AXI_DP + Master AXI4 Data Peripheral Interface + + + + + + + + + ARADDR + + + M_AXI_DP_ARADDR + + + + + ARBURST + + + M_AXI_DP_ARBURST + + + + + ARCACHE + + + M_AXI_DP_ARCACHE + + + + + ARID + + + M_AXI_DP_ARID + + + + + ARLEN + + + M_AXI_DP_ARLEN + + + + + ARLOCK + + + M_AXI_DP_ARLOCK + + + + + ARPROT + + + M_AXI_DP_ARPROT + + + + + ARQOS + + + M_AXI_DP_ARQOS + + + + + ARREADY + + + M_AXI_DP_ARREADY + + + + + ARSIZE + + + M_AXI_DP_ARSIZE + + + + + ARVALID + + + M_AXI_DP_ARVALID + + + + + AWADDR + + + M_AXI_DP_AWADDR + + + + + AWBURST + + + M_AXI_DP_AWBURST + + + + + AWCACHE + + + M_AXI_DP_AWCACHE + + + + + AWID + + + M_AXI_DP_AWID + + + + + AWLEN + + + M_AXI_DP_AWLEN + + + + + AWLOCK + + + M_AXI_DP_AWLOCK + + + + + AWPROT + + + M_AXI_DP_AWPROT + + + + + AWQOS + + + M_AXI_DP_AWQOS + + + + + AWREADY + + + M_AXI_DP_AWREADY + + + + + AWSIZE + + + M_AXI_DP_AWSIZE + + + + + AWVALID + + + M_AXI_DP_AWVALID + + + + + BID + + + M_AXI_DP_BID + + + + + BREADY + + + M_AXI_DP_BREADY + + + + + BRESP + + + M_AXI_DP_BRESP + + + + + BVALID + + + M_AXI_DP_BVALID + + + + + RDATA + + + M_AXI_DP_RDATA + + + + + RID + + + M_AXI_DP_RID + + + + + RLAST + + + M_AXI_DP_RLAST + + + + + RREADY + + + M_AXI_DP_RREADY + + + + + RRESP + + + M_AXI_DP_RRESP + + + + + RVALID + + + M_AXI_DP_RVALID + + + + + WDATA + + + M_AXI_DP_WDATA + + + + + WLAST + + + M_AXI_DP_WLAST + + + + + WREADY + + + M_AXI_DP_WREADY + + + + + WSTRB + + + M_AXI_DP_WSTRB + + + + + WVALID + + + M_AXI_DP_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 0 + + + HAS_LOCK + 0 + + + DATA_WIDTH + 32 + + + ADDR_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 1 + + + NUM_WRITE_OUTSTANDING + 1 + + + NUM_READ_THREADS + 1 + + + NUM_WRITE_THREADS + 1 + + + MAX_BURST_LENGTH + 1 + + + PROTOCOL + AXI4LITE + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + MON_AXI_DP + M_AXI_DP + Master AXI4 Data Peripheral Interface Monitor + + + + + + + ARADDR + + + M_AXI_DP_ARADDR + + + + + ARBURST + + + M_AXI_DP_ARBURST + + + + + ARCACHE + + + M_AXI_DP_ARCACHE + + + + + ARID + + + M_AXI_DP_ARID + + + + + ARLEN + + + M_AXI_DP_ARLEN + + + + + ARLOCK + + + M_AXI_DP_ARLOCK + + + + + ARPROT + + + M_AXI_DP_ARPROT + + + + + ARQOS + + + M_AXI_DP_ARQOS + + + + + ARREADY + + + M_AXI_DP_ARREADY + + + + + ARSIZE + + + M_AXI_DP_ARSIZE + + + + + ARVALID + + + M_AXI_DP_ARVALID + + + + + AWADDR + + + M_AXI_DP_AWADDR + + + + + AWBURST + + + M_AXI_DP_AWBURST + + + + + AWCACHE + + + M_AXI_DP_AWCACHE + + + + + AWID + + + M_AXI_DP_AWID + + + + + AWLEN + + + M_AXI_DP_AWLEN + + + + + AWLOCK + + + M_AXI_DP_AWLOCK + + + + + AWPROT + + + M_AXI_DP_AWPROT + + + + + AWQOS + + + M_AXI_DP_AWQOS + + + + + AWREADY + + + M_AXI_DP_AWREADY + + + + + AWSIZE + + + M_AXI_DP_AWSIZE + + + + + AWVALID + + + M_AXI_DP_AWVALID + + + + + BID + + + M_AXI_DP_BID + + + + + BREADY + + + M_AXI_DP_BREADY + + + + + BRESP + + + M_AXI_DP_BRESP + + + + + BVALID + + + M_AXI_DP_BVALID + + + + + RDATA + + + M_AXI_DP_RDATA + + + + + RID + + + M_AXI_DP_RID + + + + + RLAST + + + M_AXI_DP_RLAST + + + + + RREADY + + + M_AXI_DP_RREADY + + + + + RRESP + + + M_AXI_DP_RRESP + + + + + RVALID + + + M_AXI_DP_RVALID + + + + + WDATA + + + M_AXI_DP_WDATA + + + + + WLAST + + + M_AXI_DP_WLAST + + + + + WREADY + + + M_AXI_DP_WREADY + + + + + WSTRB + + + M_AXI_DP_WSTRB + + + + + WVALID + + + M_AXI_DP_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 0 + + + HAS_LOCK + 0 + + + DATA_WIDTH + 32 + + + ADDR_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 1 + + + NUM_WRITE_OUTSTANDING + 1 + + + NUM_READ_THREADS + 1 + + + NUM_WRITE_THREADS + 1 + + + MAX_BURST_LENGTH + 1 + + + PROTOCOL + AXI4LITE + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M_AXI_IP + M_AXI_IP + Master AXI4 Instruction Peripheral Interface + + + + + + + + + ARADDR + + + M_AXI_IP_ARADDR + + + + + ARBURST + + + M_AXI_IP_ARBURST + + + + + ARCACHE + + + M_AXI_IP_ARCACHE + + + + + ARID + + + M_AXI_IP_ARID + + + + + ARLEN + + + M_AXI_IP_ARLEN + + + + + ARLOCK + + + M_AXI_IP_ARLOCK + + + + + ARPROT + + + M_AXI_IP_ARPROT + + + + + ARQOS + + + M_AXI_IP_ARQOS + + + + + ARREADY + + + M_AXI_IP_ARREADY + + + + + ARSIZE + + + M_AXI_IP_ARSIZE + + + + + ARVALID + + + M_AXI_IP_ARVALID + + + + + AWADDR + + + M_AXI_IP_AWADDR + + + + + AWBURST + + + M_AXI_IP_AWBURST + + + + + AWCACHE + + + M_AXI_IP_AWCACHE + + + + + AWID + + + M_AXI_IP_AWID + + + + + AWLEN + + + M_AXI_IP_AWLEN + + + + + AWLOCK + + + M_AXI_IP_AWLOCK + + + + + AWPROT + + + M_AXI_IP_AWPROT + + + + + AWQOS + + + M_AXI_IP_AWQOS + + + + + AWREADY + + + M_AXI_IP_AWREADY + + + + + AWSIZE + + + M_AXI_IP_AWSIZE + + + + + AWVALID + + + M_AXI_IP_AWVALID + + + + + BID + + + M_AXI_IP_BID + + + + + BREADY + + + M_AXI_IP_BREADY + + + + + BRESP + + + M_AXI_IP_BRESP + + + + + BVALID + + + M_AXI_IP_BVALID + + + + + RDATA + + + M_AXI_IP_RDATA + + + + + RID + + + M_AXI_IP_RID + + + + + RLAST + + + M_AXI_IP_RLAST + + + + + RREADY + + + M_AXI_IP_RREADY + + + + + RRESP + + + M_AXI_IP_RRESP + + + + + RVALID + + + M_AXI_IP_RVALID + + + + + WDATA + + + M_AXI_IP_WDATA + + + + + WLAST + + + M_AXI_IP_WLAST + + + + + WREADY + + + M_AXI_IP_WREADY + + + + + WSTRB + + + M_AXI_IP_WSTRB + + + + + WVALID + + + M_AXI_IP_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 0 + + + HAS_LOCK + 0 + + + DATA_WIDTH + 32 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4LITE + + + NUM_READ_OUTSTANDING + 1 + + + NUM_READ_THREADS + 1 + + + MAX_BURST_LENGTH + 1 + + + HAS_WSTRB + 0 + + + HAS_BRESP + 0 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + MON_AXI_IP + M_AXI_IP + Master AXI4 Instruction Peripheral Interface Monitor + + + + + + + ARADDR + + + M_AXI_IP_ARADDR + + + + + ARBURST + + + M_AXI_IP_ARBURST + + + + + ARCACHE + + + M_AXI_IP_ARCACHE + + + + + ARID + + + M_AXI_IP_ARID + + + + + ARLEN + + + M_AXI_IP_ARLEN + + + + + ARLOCK + + + M_AXI_IP_ARLOCK + + + + + ARPROT + + + M_AXI_IP_ARPROT + + + + + ARQOS + + + M_AXI_IP_ARQOS + + + + + ARREADY + + + M_AXI_IP_ARREADY + + + + + ARSIZE + + + M_AXI_IP_ARSIZE + + + + + ARVALID + + + M_AXI_IP_ARVALID + + + + + AWADDR + + + M_AXI_IP_AWADDR + + + + + AWBURST + + + M_AXI_IP_AWBURST + + + + + AWCACHE + + + M_AXI_IP_AWCACHE + + + + + AWID + + + M_AXI_IP_AWID + + + + + AWLEN + + + M_AXI_IP_AWLEN + + + + + AWLOCK + + + M_AXI_IP_AWLOCK + + + + + AWPROT + + + M_AXI_IP_AWPROT + + + + + AWQOS + + + M_AXI_IP_AWQOS + + + + + AWREADY + + + M_AXI_IP_AWREADY + + + + + AWSIZE + + + M_AXI_IP_AWSIZE + + + + + AWVALID + + + M_AXI_IP_AWVALID + + + + + BID + + + M_AXI_IP_BID + + + + + BREADY + + + M_AXI_IP_BREADY + + + + + BRESP + + + M_AXI_IP_BRESP + + + + + BVALID + + + M_AXI_IP_BVALID + + + + + RDATA + + + M_AXI_IP_RDATA + + + + + RID + + + M_AXI_IP_RID + + + + + RLAST + + + M_AXI_IP_RLAST + + + + + RREADY + + + M_AXI_IP_RREADY + + + + + RRESP + + + M_AXI_IP_RRESP + + + + + RVALID + + + M_AXI_IP_RVALID + + + + + WDATA + + + M_AXI_IP_WDATA + + + + + WLAST + + + M_AXI_IP_WLAST + + + + + WREADY + + + M_AXI_IP_WREADY + + + + + WSTRB + + + M_AXI_IP_WSTRB + + + + + WVALID + + + M_AXI_IP_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 0 + + + HAS_LOCK + 0 + + + DATA_WIDTH + 32 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4LITE + + + NUM_READ_OUTSTANDING + 1 + + + NUM_READ_THREADS + 1 + + + MAX_BURST_LENGTH + 1 + + + HAS_WSTRB + 0 + + + HAS_BRESP + 0 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M0_AXIS + M0_AXIS + Master AXI4 Stream Interface 0 + + + + + + + TDATA + + + M0_AXIS_TDATA + + + + + TLAST + + + M0_AXIS_TLAST + + + + + TREADY + + + M0_AXIS_TREADY + + + + + TVALID + + + M0_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + S0_AXIS + S0_AXIS + Slave AXI4 Stream Interface 0 + + + + + + + TDATA + + + S0_AXIS_TDATA + + + + + TLAST + + + S0_AXIS_TLAST + + + + + TREADY + + + S0_AXIS_TREADY + + + + + TVALID + + + S0_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M1_AXIS + M1_AXIS + Master AXI4 Stream Interface 1 + + + + + + + TDATA + + + M1_AXIS_TDATA + + + + + TLAST + + + M1_AXIS_TLAST + + + + + TREADY + + + M1_AXIS_TREADY + + + + + TVALID + + + M1_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + S1_AXIS + S1_AXIS + Slave AXI4 Stream Interface 1 + + + + + + + TDATA + + + S1_AXIS_TDATA + + + + + TLAST + + + S1_AXIS_TLAST + + + + + TREADY + + + S1_AXIS_TREADY + + + + + TVALID + + + S1_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M2_AXIS + M2_AXIS + Master AXI4 Stream Interface 2 + + + + + + + TDATA + + + M2_AXIS_TDATA + + + + + TLAST + + + M2_AXIS_TLAST + + + + + TREADY + + + M2_AXIS_TREADY + + + + + TVALID + + + M2_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + S2_AXIS + S2_AXIS + Slave AXI4 Stream Interface 2 + + + + + + + TDATA + + + S2_AXIS_TDATA + + + + + TLAST + + + S2_AXIS_TLAST + + + + + TREADY + + + S2_AXIS_TREADY + + + + + TVALID + + + S2_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M3_AXIS + M3_AXIS + Master AXI4 Stream Interface 3 + + + + + + + TDATA + + + M3_AXIS_TDATA + + + + + TLAST + + + M3_AXIS_TLAST + + + + + TREADY + + + M3_AXIS_TREADY + + + + + TVALID + + + M3_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + S3_AXIS + S3_AXIS + Slave AXI4 Stream Interface 3 + + + + + + + TDATA + + + S3_AXIS_TDATA + + + + + TLAST + + + S3_AXIS_TLAST + + + + + TREADY + + + S3_AXIS_TREADY + + + + + TVALID + + + S3_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M4_AXIS + M4_AXIS + Master AXI4 Stream Interface 4 + + + + + + + TDATA + + + M4_AXIS_TDATA + + + + + TLAST + + + M4_AXIS_TLAST + + + + + TREADY + + + M4_AXIS_TREADY + + + + + TVALID + + + M4_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + S4_AXIS + S4_AXIS + Slave AXI4 Stream Interface 4 + + + + + + + TDATA + + + S4_AXIS_TDATA + + + + + TLAST + + + S4_AXIS_TLAST + + + + + TREADY + + + S4_AXIS_TREADY + + + + + TVALID + + + S4_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M5_AXIS + M5_AXIS + Master AXI4 Stream Interface 5 + + + + + + + TDATA + + + M5_AXIS_TDATA + + + + + TLAST + + + M5_AXIS_TLAST + + + + + TREADY + + + M5_AXIS_TREADY + + + + + TVALID + + + M5_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + S5_AXIS + S5_AXIS + Slave AXI4 Stream Interface 5 + + + + + + + TDATA + + + S5_AXIS_TDATA + + + + + TLAST + + + S5_AXIS_TLAST + + + + + TREADY + + + S5_AXIS_TREADY + + + + + TVALID + + + S5_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M6_AXIS + M6_AXIS + Master AXI4 Stream Interface 6 + + + + + + + TDATA + + + M6_AXIS_TDATA + + + + + TLAST + + + M6_AXIS_TLAST + + + + + TREADY + + + M6_AXIS_TREADY + + + + + TVALID + + + M6_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + S6_AXIS + S6_AXIS + Slave AXI4 Stream Interface 6 + + + + + + + TDATA + + + S6_AXIS_TDATA + + + + + TLAST + + + S6_AXIS_TLAST + + + + + TREADY + + + S6_AXIS_TREADY + + + + + TVALID + + + S6_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M7_AXIS + M7_AXIS + Master AXI4 Stream Interface 7 + + + + + + + TDATA + + + M7_AXIS_TDATA + + + + + TLAST + + + M7_AXIS_TLAST + + + + + TREADY + + + M7_AXIS_TREADY + + + + + TVALID + + + M7_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + S7_AXIS + S7_AXIS + Slave AXI4 Stream Interface 7 + + + + + + + TDATA + + + S7_AXIS_TDATA + + + + + TLAST + + + S7_AXIS_TLAST + + + + + TREADY + + + S7_AXIS_TREADY + + + + + TVALID + + + S7_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M8_AXIS + M8_AXIS + Master AXI4 Stream Interface 8 + + + + + + + TDATA + + + M8_AXIS_TDATA + + + + + TLAST + + + M8_AXIS_TLAST + + + + + TREADY + + + M8_AXIS_TREADY + + + + + TVALID + + + M8_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + S8_AXIS + S8_AXIS + Slave AXI4 Stream Interface 8 + + + + + + + TDATA + + + S8_AXIS_TDATA + + + + + TLAST + + + S8_AXIS_TLAST + + + + + TREADY + + + S8_AXIS_TREADY + + + + + TVALID + + + S8_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M9_AXIS + M9_AXIS + Master AXI4 Stream Interface 9 + + + + + + + TDATA + + + M9_AXIS_TDATA + + + + + TLAST + + + M9_AXIS_TLAST + + + + + TREADY + + + M9_AXIS_TREADY + + + + + TVALID + + + M9_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + S9_AXIS + S9_AXIS + Slave AXI4 Stream Interface 9 + + + + + + + TDATA + + + S9_AXIS_TDATA + + + + + TLAST + + + S9_AXIS_TLAST + + + + + TREADY + + + S9_AXIS_TREADY + + + + + TVALID + + + S9_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M10_AXIS + M10_AXIS + Master AXI4 Stream Interface 10 + + + + + + + TDATA + + + M10_AXIS_TDATA + + + + + TLAST + + + M10_AXIS_TLAST + + + + + TREADY + + + M10_AXIS_TREADY + + + + + TVALID + + + M10_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + S10_AXIS + S10_AXIS + Slave AXI4 Stream Interface 10 + + + + + + + TDATA + + + S10_AXIS_TDATA + + + + + TLAST + + + S10_AXIS_TLAST + + + + + TREADY + + + S10_AXIS_TREADY + + + + + TVALID + + + S10_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M11_AXIS + M11_AXIS + Master AXI4 Stream Interface 11 + + + + + + + TDATA + + + M11_AXIS_TDATA + + + + + TLAST + + + M11_AXIS_TLAST + + + + + TREADY + + + M11_AXIS_TREADY + + + + + TVALID + + + M11_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + S11_AXIS + S11_AXIS + Slave AXI4 Stream Interface 11 + + + + + + + TDATA + + + S11_AXIS_TDATA + + + + + TLAST + + + S11_AXIS_TLAST + + + + + TREADY + + + S11_AXIS_TREADY + + + + + TVALID + + + S11_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M12_AXIS + M12_AXIS + Master AXI4 Stream Interface 12 + + + + + + + TDATA + + + M12_AXIS_TDATA + + + + + TLAST + + + M12_AXIS_TLAST + + + + + TREADY + + + M12_AXIS_TREADY + + + + + TVALID + + + M12_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + S12_AXIS + S12_AXIS + Slave AXI4 Stream Interface 12 + + + + + + + TDATA + + + S12_AXIS_TDATA + + + + + TLAST + + + S12_AXIS_TLAST + + + + + TREADY + + + S12_AXIS_TREADY + + + + + TVALID + + + S12_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M13_AXIS + M13_AXIS + Master AXI4 Stream Interface 13 + + + + + + + TDATA + + + M13_AXIS_TDATA + + + + + TLAST + + + M13_AXIS_TLAST + + + + + TREADY + + + M13_AXIS_TREADY + + + + + TVALID + + + M13_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + S13_AXIS + S13_AXIS + Slave AXI4 Stream Interface 13 + + + + + + + TDATA + + + S13_AXIS_TDATA + + + + + TLAST + + + S13_AXIS_TLAST + + + + + TREADY + + + S13_AXIS_TREADY + + + + + TVALID + + + S13_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M14_AXIS + M14_AXIS + Master AXI4 Stream Interface 14 + + + + + + + TDATA + + + M14_AXIS_TDATA + + + + + TLAST + + + M14_AXIS_TLAST + + + + + TREADY + + + M14_AXIS_TREADY + + + + + TVALID + + + M14_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + S14_AXIS + S14_AXIS + Slave AXI4 Stream Interface 14 + + + + + + + TDATA + + + S14_AXIS_TDATA + + + + + TLAST + + + S14_AXIS_TLAST + + + + + TREADY + + + S14_AXIS_TREADY + + + + + TVALID + + + S14_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M15_AXIS + M15_AXIS + Master AXI4 Stream Interface 15 + + + + + + + TDATA + + + M15_AXIS_TDATA + + + + + TLAST + + + M15_AXIS_TLAST + + + + + TREADY + + + M15_AXIS_TREADY + + + + + TVALID + + + M15_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + S15_AXIS + S15_AXIS + Slave AXI4 Stream Interface 15 + + + + + + + TDATA + + + S15_AXIS_TDATA + + + + + TLAST + + + S15_AXIS_TLAST + + + + + TREADY + + + S15_AXIS_TREADY + + + + + TVALID + + + S15_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M_AXI_DC + M_AXI_DC + Master AXI4 Data Cache Interface + + + + + + + + + ARADDR + + + M_AXI_DC_ARADDR + + + + + ARBURST + + + M_AXI_DC_ARBURST + + + + + ARCACHE + + + M_AXI_DC_ARCACHE + + + + + ARID + + + M_AXI_DC_ARID + + + + + ARLEN + + + M_AXI_DC_ARLEN + + + + + ARLOCK + + + M_AXI_DC_ARLOCK + + + + + ARPROT + + + M_AXI_DC_ARPROT + + + + + ARQOS + + + M_AXI_DC_ARQOS + + + + + ARREADY + + + M_AXI_DC_ARREADY + + + + + ARSIZE + + + M_AXI_DC_ARSIZE + + + + + ARUSER + + + M_AXI_DC_ARUSER + + + + + ARVALID + + + M_AXI_DC_ARVALID + + + + + AWADDR + + + M_AXI_DC_AWADDR + + + + + AWBURST + + + M_AXI_DC_AWBURST + + + + + AWCACHE + + + M_AXI_DC_AWCACHE + + + + + AWID + + + M_AXI_DC_AWID + + + + + AWLEN + + + M_AXI_DC_AWLEN + + + + + AWLOCK + + + M_AXI_DC_AWLOCK + + + + + AWPROT + + + M_AXI_DC_AWPROT + + + + + AWQOS + + + M_AXI_DC_AWQOS + + + + + AWREADY + + + M_AXI_DC_AWREADY + + + + + AWSIZE + + + M_AXI_DC_AWSIZE + + + + + AWUSER + + + M_AXI_DC_AWUSER + + + + + AWVALID + + + M_AXI_DC_AWVALID + + + + + BID + + + M_AXI_DC_BID + + + + + BREADY + + + M_AXI_DC_BREADY + + + + + BRESP + + + M_AXI_DC_BRESP + + + + + BUSER + + + M_AXI_DC_BUSER + + + + + BVALID + + + M_AXI_DC_BVALID + + + + + RDATA + + + M_AXI_DC_RDATA + + + + + RID + + + M_AXI_DC_RID + + + + + RLAST + + + M_AXI_DC_RLAST + + + + + RREADY + + + M_AXI_DC_RREADY + + + + + RRESP + + + M_AXI_DC_RRESP + + + + + RUSER + + + M_AXI_DC_RUSER + + + + + RVALID + + + M_AXI_DC_RVALID + + + + + WDATA + + + M_AXI_DC_WDATA + + + + + WLAST + + + M_AXI_DC_WLAST + + + + + WREADY + + + M_AXI_DC_WREADY + + + + + WSTRB + + + M_AXI_DC_WSTRB + + + + + WUSER + + + M_AXI_DC_WUSER + + + + + WVALID + + + M_AXI_DC_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 1 + + + HAS_LOCK + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4 + + + AWUSER_WIDTH + 0 + + + ARUSER_WIDTH + 0 + + + WUSER_WIDTH + 0 + + + WUSER_BITS_PER_BYTE + 0 + + + RUSER_WIDTH + 0 + + + RUSER_BITS_PER_BYTE + 0 + + + BUSER_WIDTH + 0 + + + NUM_READ_OUTSTANDING + 2 + + + NUM_WRITE_OUTSTANDING + 32 + + + NUM_READ_THREADS + 1 + + + NUM_WRITE_THREADS + 1 + + + DATA_WIDTH + 32 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + MON_AXI_DC + M_AXI_DC + Master AXI4 Data Cache Interface Monitor + + + + + + + ARADDR + + + M_AXI_DC_ARADDR + + + + + ARBURST + + + M_AXI_DC_ARBURST + + + + + ARCACHE + + + M_AXI_DC_ARCACHE + + + + + ARID + + + M_AXI_DC_ARID + + + + + ARLEN + + + M_AXI_DC_ARLEN + + + + + ARLOCK + + + M_AXI_DC_ARLOCK + + + + + ARPROT + + + M_AXI_DC_ARPROT + + + + + ARQOS + + + M_AXI_DC_ARQOS + + + + + ARREADY + + + M_AXI_DC_ARREADY + + + + + ARSIZE + + + M_AXI_DC_ARSIZE + + + + + ARUSER + + + M_AXI_DC_ARUSER + + + + + ARVALID + + + M_AXI_DC_ARVALID + + + + + AWADDR + + + M_AXI_DC_AWADDR + + + + + AWBURST + + + M_AXI_DC_AWBURST + + + + + AWCACHE + + + M_AXI_DC_AWCACHE + + + + + AWID + + + M_AXI_DC_AWID + + + + + AWLEN + + + M_AXI_DC_AWLEN + + + + + AWLOCK + + + M_AXI_DC_AWLOCK + + + + + AWPROT + + + M_AXI_DC_AWPROT + + + + + AWQOS + + + M_AXI_DC_AWQOS + + + + + AWREADY + + + M_AXI_DC_AWREADY + + + + + AWSIZE + + + M_AXI_DC_AWSIZE + + + + + AWUSER + + + M_AXI_DC_AWUSER + + + + + AWVALID + + + M_AXI_DC_AWVALID + + + + + BID + + + M_AXI_DC_BID + + + + + BREADY + + + M_AXI_DC_BREADY + + + + + BRESP + + + M_AXI_DC_BRESP + + + + + BUSER + + + M_AXI_DC_BUSER + + + + + BVALID + + + M_AXI_DC_BVALID + + + + + RDATA + + + M_AXI_DC_RDATA + + + + + RID + + + M_AXI_DC_RID + + + + + RLAST + + + M_AXI_DC_RLAST + + + + + RREADY + + + M_AXI_DC_RREADY + + + + + RRESP + + + M_AXI_DC_RRESP + + + + + RUSER + + + M_AXI_DC_RUSER + + + + + RVALID + + + M_AXI_DC_RVALID + + + + + WDATA + + + M_AXI_DC_WDATA + + + + + WLAST + + + M_AXI_DC_WLAST + + + + + WREADY + + + M_AXI_DC_WREADY + + + + + WSTRB + + + M_AXI_DC_WSTRB + + + + + WUSER + + + M_AXI_DC_WUSER + + + + + WVALID + + + M_AXI_DC_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 1 + + + HAS_LOCK + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4 + + + AWUSER_WIDTH + 0 + + + ARUSER_WIDTH + 0 + + + WUSER_WIDTH + 0 + + + WUSER_BITS_PER_BYTE + 0 + + + RUSER_WIDTH + 0 + + + RUSER_BITS_PER_BYTE + 0 + + + BUSER_WIDTH + 0 + + + NUM_READ_OUTSTANDING + 2 + + + NUM_WRITE_OUTSTANDING + 32 + + + NUM_READ_THREADS + 1 + + + NUM_WRITE_THREADS + 1 + + + DATA_WIDTH + 32 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M_ACE_DC + M_ACE_DC + Master ACE Data Cache Interface + + + + + + + + + ACADDR + + + M_AXI_DC_ACADDR + + + + + ACPROT + + + M_AXI_DC_ACPROT + + + + + ACREADY + + + M_AXI_DC_ACREADY + + + + + ACSNOOP + + + M_AXI_DC_ACSNOOP + + + + + ACVALID + + + M_AXI_DC_ACVALID + + + + + ARADDR + + + M_AXI_DC_ARADDR + + + + + ARBAR + + + M_AXI_DC_ARBAR + + + + + ARBURST + + + M_AXI_DC_ARBURST + + + + + ARCACHE + + + M_AXI_DC_ARCACHE + + + + + ARDOMAIN + + + M_AXI_DC_ARDOMAIN + + + + + ARID + + + M_AXI_DC_ARID + + + + + ARLEN + + + M_AXI_DC_ARLEN + + + + + ARLOCK + + + M_AXI_DC_ARLOCK + + + + + ARPROT + + + M_AXI_DC_ARPROT + + + + + ARQOS + + + M_AXI_DC_ARQOS + + + + + ARREADY + + + M_AXI_DC_ARREADY + + + + + ARSIZE + + + M_AXI_DC_ARSIZE + + + + + ARSNOOP + + + M_AXI_DC_ARSNOOP + + + + + ARUSER + + + M_AXI_DC_ARUSER + + + + + ARVALID + + + M_AXI_DC_ARVALID + + + + + AWADDR + + + M_AXI_DC_AWADDR + + + + + AWBAR + + + M_AXI_DC_AWBAR + + + + + AWBURST + + + M_AXI_DC_AWBURST + + + + + AWCACHE + + + M_AXI_DC_AWCACHE + + + + + AWDOMAIN + + + M_AXI_DC_AWDOMAIN + + + + + AWID + + + M_AXI_DC_AWID + + + + + AWLEN + + + M_AXI_DC_AWLEN + + + + + AWLOCK + + + M_AXI_DC_AWLOCK + + + + + AWPROT + + + M_AXI_DC_AWPROT + + + + + AWQOS + + + M_AXI_DC_AWQOS + + + + + AWREADY + + + M_AXI_DC_AWREADY + + + + + AWSIZE + + + M_AXI_DC_AWSIZE + + + + + AWSNOOP + + + M_AXI_DC_AWSNOOP + + + + + AWUSER + + + M_AXI_DC_AWUSER + + + + + AWVALID + + + M_AXI_DC_AWVALID + + + + + BID + + + M_AXI_DC_BID + + + + + BREADY + + + M_AXI_DC_BREADY + + + + + BRESP + + + M_AXI_DC_BRESP + + + + + BUSER + + + M_AXI_DC_BUSER + + + + + BVALID + + + M_AXI_DC_BVALID + + + + + CDDATA + + + M_AXI_DC_CDDATA + + + + + CDLAST + + + M_AXI_DC_CDLAST + + + + + CDREADY + + + M_AXI_DC_CDREADY + + + + + CDVALID + + + M_AXI_DC_CDVALID + + + + + CRREADY + + + M_AXI_DC_CRREADY + + + + + CRRESP + + + M_AXI_DC_CRRESP + + + + + CRVALID + + + M_AXI_DC_CRVALID + + + + + RACK + + + M_AXI_DC_RACK + + + + + RDATA + + + M_AXI_DC_RDATA + + + + + RID + + + M_AXI_DC_RID + + + + + RLAST + + + M_AXI_DC_RLAST + + + + + RREADY + + + M_AXI_DC_RREADY + + + + + RRESP + + + M_AXI_DC_RRESP + + + + + RUSER + + + M_AXI_DC_RUSER + + + + + RVALID + + + M_AXI_DC_RVALID + + + + + WACK + + + M_AXI_DC_WACK + + + + + WDATA + + + M_AXI_DC_WDATA + + + + + WLAST + + + M_AXI_DC_WLAST + + + + + WREADY + + + M_AXI_DC_WREADY + + + + + WSTRB + + + M_AXI_DC_WSTRB + + + + + WUSER + + + M_AXI_DC_WUSER + + + + + WVALID + + + M_AXI_DC_WVALID + + + + + + ID_WIDTH + 1 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + ACE + + + NUM_READ_OUTSTANDING + 2 + + + NUM_WRITE_OUTSTANDING + 32 + + + DATA_WIDTH + 32 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + + + + false + + + + + + MON_ACE_DC + M_ACE_DC + Master ACE Data Cache Interface Monitor + + + + + + + ACADDR + + + M_AXI_DC_ACADDR + + + + + ACPROT + + + M_AXI_DC_ACPROT + + + + + ACREADY + + + M_AXI_DC_ACREADY + + + + + ACSNOOP + + + M_AXI_DC_ACSNOOP + + + + + ACVALID + + + M_AXI_DC_ACVALID + + + + + ARADDR + + + M_AXI_DC_ARADDR + + + + + ARBAR + + + M_AXI_DC_ARBAR + + + + + ARBURST + + + M_AXI_DC_ARBURST + + + + + ARCACHE + + + M_AXI_DC_ARCACHE + + + + + ARDOMAIN + + + M_AXI_DC_ARDOMAIN + + + + + ARID + + + M_AXI_DC_ARID + + + + + ARLEN + + + M_AXI_DC_ARLEN + + + + + ARLOCK + + + M_AXI_DC_ARLOCK + + + + + ARPROT + + + M_AXI_DC_ARPROT + + + + + ARQOS + + + M_AXI_DC_ARQOS + + + + + ARREADY + + + M_AXI_DC_ARREADY + + + + + ARSIZE + + + M_AXI_DC_ARSIZE + + + + + ARSNOOP + + + M_AXI_DC_ARSNOOP + + + + + ARUSER + + + M_AXI_DC_ARUSER + + + + + ARVALID + + + M_AXI_DC_ARVALID + + + + + AWADDR + + + M_AXI_DC_AWADDR + + + + + AWBAR + + + M_AXI_DC_AWBAR + + + + + AWBURST + + + M_AXI_DC_AWBURST + + + + + AWCACHE + + + M_AXI_DC_AWCACHE + + + + + AWDOMAIN + + + M_AXI_DC_AWDOMAIN + + + + + AWID + + + M_AXI_DC_AWID + + + + + AWLEN + + + M_AXI_DC_AWLEN + + + + + AWLOCK + + + M_AXI_DC_AWLOCK + + + + + AWPROT + + + M_AXI_DC_AWPROT + + + + + AWQOS + + + M_AXI_DC_AWQOS + + + + + AWREADY + + + M_AXI_DC_AWREADY + + + + + AWSIZE + + + M_AXI_DC_AWSIZE + + + + + AWSNOOP + + + M_AXI_DC_AWSNOOP + + + + + AWUSER + + + M_AXI_DC_AWUSER + + + + + AWVALID + + + M_AXI_DC_AWVALID + + + + + BID + + + M_AXI_DC_BID + + + + + BREADY + + + M_AXI_DC_BREADY + + + + + BRESP + + + M_AXI_DC_BRESP + + + + + BUSER + + + M_AXI_DC_BUSER + + + + + BVALID + + + M_AXI_DC_BVALID + + + + + CDDATA + + + M_AXI_DC_CDDATA + + + + + CDLAST + + + M_AXI_DC_CDLAST + + + + + CDREADY + + + M_AXI_DC_CDREADY + + + + + CDVALID + + + M_AXI_DC_CDVALID + + + + + CRREADY + + + M_AXI_DC_CRREADY + + + + + CRRESP + + + M_AXI_DC_CRRESP + + + + + CRVALID + + + M_AXI_DC_CRVALID + + + + + RACK + + + M_AXI_DC_RACK + + + + + RDATA + + + M_AXI_DC_RDATA + + + + + RID + + + M_AXI_DC_RID + + + + + RLAST + + + M_AXI_DC_RLAST + + + + + RREADY + + + M_AXI_DC_RREADY + + + + + RRESP + + + M_AXI_DC_RRESP + + + + + RUSER + + + M_AXI_DC_RUSER + + + + + RVALID + + + M_AXI_DC_RVALID + + + + + WACK + + + M_AXI_DC_WACK + + + + + WDATA + + + M_AXI_DC_WDATA + + + + + WLAST + + + M_AXI_DC_WLAST + + + + + WREADY + + + M_AXI_DC_WREADY + + + + + WSTRB + + + M_AXI_DC_WSTRB + + + + + WUSER + + + M_AXI_DC_WUSER + + + + + WVALID + + + M_AXI_DC_WVALID + + + + + + ID_WIDTH + 1 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + ACE + + + NUM_READ_OUTSTANDING + 2 + + + NUM_WRITE_OUTSTANDING + 32 + + + DATA_WIDTH + 32 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + + + + false + + + + + + M_AXI_IC + M_AXI_IC + Master AXI4 Instruction Cache Interface + + + + + + + + + ARADDR + + + M_AXI_IC_ARADDR + + + + + ARBURST + + + M_AXI_IC_ARBURST + + + + + ARCACHE + + + M_AXI_IC_ARCACHE + + + + + ARID + + + M_AXI_IC_ARID + + + + + ARLEN + + + M_AXI_IC_ARLEN + + + + + ARLOCK + + + M_AXI_IC_ARLOCK + + + + + ARPROT + + + M_AXI_IC_ARPROT + + + + + ARQOS + + + M_AXI_IC_ARQOS + + + + + ARREADY + + + M_AXI_IC_ARREADY + + + + + ARSIZE + + + M_AXI_IC_ARSIZE + + + + + ARUSER + + + M_AXI_IC_ARUSER + + + + + ARVALID + + + M_AXI_IC_ARVALID + + + + + AWADDR + + + M_AXI_IC_AWADDR + + + + + AWBURST + + + M_AXI_IC_AWBURST + + + + + AWCACHE + + + M_AXI_IC_AWCACHE + + + + + AWID + + + M_AXI_IC_AWID + + + + + AWLEN + + + M_AXI_IC_AWLEN + + + + + AWLOCK + + + M_AXI_IC_AWLOCK + + + + + AWPROT + + + M_AXI_IC_AWPROT + + + + + AWQOS + + + M_AXI_IC_AWQOS + + + + + AWREADY + + + M_AXI_IC_AWREADY + + + + + AWSIZE + + + M_AXI_IC_AWSIZE + + + + + AWUSER + + + M_AXI_IC_AWUSER + + + + + AWVALID + + + M_AXI_IC_AWVALID + + + + + BID + + + M_AXI_IC_BID + + + + + BREADY + + + M_AXI_IC_BREADY + + + + + BRESP + + + M_AXI_IC_BRESP + + + + + BUSER + + + M_AXI_IC_BUSER + + + + + BVALID + + + M_AXI_IC_BVALID + + + + + RDATA + + + M_AXI_IC_RDATA + + + + + RID + + + M_AXI_IC_RID + + + + + RLAST + + + M_AXI_IC_RLAST + + + + + RREADY + + + M_AXI_IC_RREADY + + + + + RRESP + + + M_AXI_IC_RRESP + + + + + RUSER + + + M_AXI_IC_RUSER + + + + + RVALID + + + M_AXI_IC_RVALID + + + + + WDATA + + + M_AXI_IC_WDATA + + + + + WLAST + + + M_AXI_IC_WLAST + + + + + WREADY + + + M_AXI_IC_WREADY + + + + + WSTRB + + + M_AXI_IC_WSTRB + + + + + WUSER + + + M_AXI_IC_WUSER + + + + + WVALID + + + M_AXI_IC_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 1 + + + HAS_LOCK + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4 + + + AWUSER_WIDTH + 0 + + + ARUSER_WIDTH + 0 + + + WUSER_WIDTH + 0 + + + WUSER_BITS_PER_BYTE + 0 + + + RUSER_WIDTH + 0 + + + RUSER_BITS_PER_BYTE + 0 + + + BUSER_WIDTH + 0 + + + DATA_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 2 + + + NUM_READ_THREADS + 1 + + + MAX_BURST_LENGTH + 4 + + + HAS_WSTRB + 0 + + + HAS_BRESP + 0 + + + FREQ_HZ + 100000000 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + MON_AXI_IC + M_AXI_IC + Master AXI4 Instruction Cache Interface Monitor + + + + + + + ARADDR + + + M_AXI_IC_ARADDR + + + + + ARBURST + + + M_AXI_IC_ARBURST + + + + + ARCACHE + + + M_AXI_IC_ARCACHE + + + + + ARID + + + M_AXI_IC_ARID + + + + + ARLEN + + + M_AXI_IC_ARLEN + + + + + ARLOCK + + + M_AXI_IC_ARLOCK + + + + + ARPROT + + + M_AXI_IC_ARPROT + + + + + ARQOS + + + M_AXI_IC_ARQOS + + + + + ARREADY + + + M_AXI_IC_ARREADY + + + + + ARSIZE + + + M_AXI_IC_ARSIZE + + + + + ARUSER + + + M_AXI_IC_ARUSER + + + + + ARVALID + + + M_AXI_IC_ARVALID + + + + + AWADDR + + + M_AXI_IC_AWADDR + + + + + AWBURST + + + M_AXI_IC_AWBURST + + + + + AWCACHE + + + M_AXI_IC_AWCACHE + + + + + AWID + + + M_AXI_IC_AWID + + + + + AWLEN + + + M_AXI_IC_AWLEN + + + + + AWLOCK + + + M_AXI_IC_AWLOCK + + + + + AWPROT + + + M_AXI_IC_AWPROT + + + + + AWQOS + + + M_AXI_IC_AWQOS + + + + + AWREADY + + + M_AXI_IC_AWREADY + + + + + AWSIZE + + + M_AXI_IC_AWSIZE + + + + + AWUSER + + + M_AXI_IC_AWUSER + + + + + AWVALID + + + M_AXI_IC_AWVALID + + + + + BID + + + M_AXI_IC_BID + + + + + BREADY + + + M_AXI_IC_BREADY + + + + + BRESP + + + M_AXI_IC_BRESP + + + + + BUSER + + + M_AXI_IC_BUSER + + + + + BVALID + + + M_AXI_IC_BVALID + + + + + RDATA + + + M_AXI_IC_RDATA + + + + + RID + + + M_AXI_IC_RID + + + + + RLAST + + + M_AXI_IC_RLAST + + + + + RREADY + + + M_AXI_IC_RREADY + + + + + RRESP + + + M_AXI_IC_RRESP + + + + + RUSER + + + M_AXI_IC_RUSER + + + + + RVALID + + + M_AXI_IC_RVALID + + + + + WDATA + + + M_AXI_IC_WDATA + + + + + WLAST + + + M_AXI_IC_WLAST + + + + + WREADY + + + M_AXI_IC_WREADY + + + + + WSTRB + + + M_AXI_IC_WSTRB + + + + + WUSER + + + M_AXI_IC_WUSER + + + + + WVALID + + + M_AXI_IC_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 1 + + + HAS_LOCK + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4 + + + AWUSER_WIDTH + 0 + + + ARUSER_WIDTH + 0 + + + WUSER_WIDTH + 0 + + + WUSER_BITS_PER_BYTE + 0 + + + RUSER_WIDTH + 0 + + + RUSER_BITS_PER_BYTE + 0 + + + BUSER_WIDTH + 0 + + + DATA_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 2 + + + NUM_READ_THREADS + 1 + + + MAX_BURST_LENGTH + 4 + + + HAS_WSTRB + 0 + + + HAS_BRESP + 0 + + + FREQ_HZ + 100000000 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + M_ACE_IC + M_ACE_IC + Master ACE Instruction Cache Interface + + + + + + + + + ACADDR + + + M_AXI_IC_ACADDR + + + + + ACPROT + + + M_AXI_IC_ACPROT + + + + + ACREADY + + + M_AXI_IC_ACREADY + + + + + ACSNOOP + + + M_AXI_IC_ACSNOOP + + + + + ACVALID + + + M_AXI_IC_ACVALID + + + + + ARADDR + + + M_AXI_IC_ARADDR + + + + + ARBAR + + + M_AXI_IC_ARBAR + + + + + ARBURST + + + M_AXI_IC_ARBURST + + + + + ARCACHE + + + M_AXI_IC_ARCACHE + + + + + ARDOMAIN + + + M_AXI_IC_ARDOMAIN + + + + + ARID + + + M_AXI_IC_ARID + + + + + ARLEN + + + M_AXI_IC_ARLEN + + + + + ARLOCK + + + M_AXI_IC_ARLOCK + + + + + ARPROT + + + M_AXI_IC_ARPROT + + + + + ARQOS + + + M_AXI_IC_ARQOS + + + + + ARREADY + + + M_AXI_IC_ARREADY + + + + + ARSIZE + + + M_AXI_IC_ARSIZE + + + + + ARSNOOP + + + M_AXI_IC_ARSNOOP + + + + + ARUSER + + + M_AXI_IC_ARUSER + + + + + ARVALID + + + M_AXI_IC_ARVALID + + + + + AWADDR + + + M_AXI_IC_AWADDR + + + + + AWBAR + + + M_AXI_IC_AWBAR + + + + + AWBURST + + + M_AXI_IC_AWBURST + + + + + AWCACHE + + + M_AXI_IC_AWCACHE + + + + + AWDOMAIN + + + M_AXI_IC_AWDOMAIN + + + + + AWID + + + M_AXI_IC_AWID + + + + + AWLEN + + + M_AXI_IC_AWLEN + + + + + AWLOCK + + + M_AXI_IC_AWLOCK + + + + + AWPROT + + + M_AXI_IC_AWPROT + + + + + AWQOS + + + M_AXI_IC_AWQOS + + + + + AWREADY + + + M_AXI_IC_AWREADY + + + + + AWSIZE + + + M_AXI_IC_AWSIZE + + + + + AWSNOOP + + + M_AXI_IC_AWSNOOP + + + + + AWUSER + + + M_AXI_IC_AWUSER + + + + + AWVALID + + + M_AXI_IC_AWVALID + + + + + BID + + + M_AXI_IC_BID + + + + + BREADY + + + M_AXI_IC_BREADY + + + + + BRESP + + + M_AXI_IC_BRESP + + + + + BUSER + + + M_AXI_IC_BUSER + + + + + BVALID + + + M_AXI_IC_BVALID + + + + + CDDATA + + + M_AXI_IC_CDDATA + + + + + CDLAST + + + M_AXI_IC_CDLAST + + + + + CDREADY + + + M_AXI_IC_CDREADY + + + + + CDVALID + + + M_AXI_IC_CDVALID + + + + + CRREADY + + + M_AXI_IC_CRREADY + + + + + CRRESP + + + M_AXI_IC_CRRESP + + + + + CRVALID + + + M_AXI_IC_CRVALID + + + + + RACK + + + M_AXI_IC_RACK + + + + + RDATA + + + M_AXI_IC_RDATA + + + + + RID + + + M_AXI_IC_RID + + + + + RLAST + + + M_AXI_IC_RLAST + + + + + RREADY + + + M_AXI_IC_RREADY + + + + + RRESP + + + M_AXI_IC_RRESP + + + + + RUSER + + + M_AXI_IC_RUSER + + + + + RVALID + + + M_AXI_IC_RVALID + + + + + WACK + + + M_AXI_IC_WACK + + + + + WDATA + + + M_AXI_IC_WDATA + + + + + WLAST + + + M_AXI_IC_WLAST + + + + + WREADY + + + M_AXI_IC_WREADY + + + + + WSTRB + + + M_AXI_IC_WSTRB + + + + + WUSER + + + M_AXI_IC_WUSER + + + + + WVALID + + + M_AXI_IC_WVALID + + + + + + ID_WIDTH + 1 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + ACE + + + DATA_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 2 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + + + + false + + + + + + MON_ACE_IC + M_ACE_IC + Master ACE Instruction Cache Interface Monitor + + + + + + + ACADDR + + + M_AXI_IC_ACADDR + + + + + ACPROT + + + M_AXI_IC_ACPROT + + + + + ACREADY + + + M_AXI_IC_ACREADY + + + + + ACSNOOP + + + M_AXI_IC_ACSNOOP + + + + + ACVALID + + + M_AXI_IC_ACVALID + + + + + ARADDR + + + M_AXI_IC_ARADDR + + + + + ARBAR + + + M_AXI_IC_ARBAR + + + + + ARBURST + + + M_AXI_IC_ARBURST + + + + + ARCACHE + + + M_AXI_IC_ARCACHE + + + + + ARDOMAIN + + + M_AXI_IC_ARDOMAIN + + + + + ARID + + + M_AXI_IC_ARID + + + + + ARLEN + + + M_AXI_IC_ARLEN + + + + + ARLOCK + + + M_AXI_IC_ARLOCK + + + + + ARPROT + + + M_AXI_IC_ARPROT + + + + + ARQOS + + + M_AXI_IC_ARQOS + + + + + ARREADY + + + M_AXI_IC_ARREADY + + + + + ARSIZE + + + M_AXI_IC_ARSIZE + + + + + ARSNOOP + + + M_AXI_IC_ARSNOOP + + + + + ARUSER + + + M_AXI_IC_ARUSER + + + + + ARVALID + + + M_AXI_IC_ARVALID + + + + + AWADDR + + + M_AXI_IC_AWADDR + + + + + AWBAR + + + M_AXI_IC_AWBAR + + + + + AWBURST + + + M_AXI_IC_AWBURST + + + + + AWCACHE + + + M_AXI_IC_AWCACHE + + + + + AWDOMAIN + + + M_AXI_IC_AWDOMAIN + + + + + AWID + + + M_AXI_IC_AWID + + + + + AWLEN + + + M_AXI_IC_AWLEN + + + + + AWLOCK + + + M_AXI_IC_AWLOCK + + + + + AWPROT + + + M_AXI_IC_AWPROT + + + + + AWQOS + + + M_AXI_IC_AWQOS + + + + + AWREADY + + + M_AXI_IC_AWREADY + + + + + AWSIZE + + + M_AXI_IC_AWSIZE + + + + + AWSNOOP + + + M_AXI_IC_AWSNOOP + + + + + AWUSER + + + M_AXI_IC_AWUSER + + + + + AWVALID + + + M_AXI_IC_AWVALID + + + + + BID + + + M_AXI_IC_BID + + + + + BREADY + + + M_AXI_IC_BREADY + + + + + BRESP + + + M_AXI_IC_BRESP + + + + + BUSER + + + M_AXI_IC_BUSER + + + + + BVALID + + + M_AXI_IC_BVALID + + + + + CDDATA + + + M_AXI_IC_CDDATA + + + + + CDLAST + + + M_AXI_IC_CDLAST + + + + + CDREADY + + + M_AXI_IC_CDREADY + + + + + CDVALID + + + M_AXI_IC_CDVALID + + + + + CRREADY + + + M_AXI_IC_CRREADY + + + + + CRRESP + + + M_AXI_IC_CRRESP + + + + + CRVALID + + + M_AXI_IC_CRVALID + + + + + RACK + + + M_AXI_IC_RACK + + + + + RDATA + + + M_AXI_IC_RDATA + + + + + RID + + + M_AXI_IC_RID + + + + + RLAST + + + M_AXI_IC_RLAST + + + + + RREADY + + + M_AXI_IC_RREADY + + + + + RRESP + + + M_AXI_IC_RRESP + + + + + RUSER + + + M_AXI_IC_RUSER + + + + + RVALID + + + M_AXI_IC_RVALID + + + + + WACK + + + M_AXI_IC_WACK + + + + + WDATA + + + M_AXI_IC_WDATA + + + + + WLAST + + + M_AXI_IC_WLAST + + + + + WREADY + + + M_AXI_IC_WREADY + + + + + WSTRB + + + M_AXI_IC_WSTRB + + + + + WUSER + + + M_AXI_IC_WUSER + + + + + WVALID + + + M_AXI_IC_WVALID + + + + + + ID_WIDTH + 1 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + ACE + + + DATA_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 2 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + + + + false + + + + + + DEBUG + DEBUG + MicroBlaze Debug Interface + + + + + + + ARADDR + + + Dbg_ARADDR + + + + + ARREADY + + + Dbg_ARREADY + + + + + ARVALID + + + Dbg_ARVALID + + + + + AWADDR + + + Dbg_AWADDR + + + + + AWREADY + + + Dbg_AWREADY + + + + + AWVALID + + + Dbg_AWVALID + + + + + BREADY + + + Dbg_BREADY + + + + + BRESP + + + Dbg_BRESP + + + + + BVALID + + + Dbg_BVALID + + + + + CAPTURE + + + Dbg_Capture + + + + + CLK + + + Dbg_Clk + + + + + DISABLE + + + Dbg_Disable + + + + + RDATA + + + Dbg_RDATA + + + + + REG_EN + + + Dbg_Reg_En + + + + + RREADY + + + Dbg_RREADY + + + + + RRESP + + + Dbg_RRESP + + + + + RST + + + Debug_Rst + + + + + RVALID + + + Dbg_RVALID + + + + + SHIFT + + + Dbg_Shift + + + + + TDI + + + Dbg_TDI + + + + + TDO + + + Dbg_TDO + + + + + TRCLK + + + Dbg_Trace_Clk + + + + + TRDATA + + + Dbg_Trace_Data + + + + + TRIG_ACK_IN + + + Dbg_Trig_Ack_In + + + + + TRIG_ACK_OUT + + + Dbg_Trig_Ack_Out + + + + + TRIG_IN + + + Dbg_Trig_In + + + + + TRIG_OUT + + + Dbg_Trig_Out + + + + + TRREADY + + + Dbg_Trace_Ready + + + + + TRVALID + + + Dbg_Trace_Valid + + + + + UPDATE + + + Dbg_Update + + + + + WDATA + + + Dbg_WDATA + + + + + WREADY + + + Dbg_WREADY + + + + + WVALID + + + Dbg_WVALID + + + + + + + false + + + + + + S_AXI_DEBUG + DEBUG + AXI4-Lite Debug + + + + + + + + + ARADDR + + + Dbg_ARADDR + + + + + ARREADY + + + Dbg_ARREADY + + + + + ARVALID + + + Dbg_ARVALID + + + + + AWADDR + + + Dbg_AWADDR + + + + + AWREADY + + + Dbg_AWREADY + + + + + AWVALID + + + Dbg_AWVALID + + + + + BREADY + + + Dbg_BREADY + + + + + BRESP + + + Dbg_BRESP + + + + + BVALID + + + Dbg_BVALID + + + + + RDATA + + + Dbg_RDATA + + + + + RREADY + + + Dbg_RREADY + + + + + RRESP + + + Dbg_RRESP + + + + + RVALID + + + Dbg_RVALID + + + + + WDATA + + + Dbg_WDATA + + + + + WREADY + + + Dbg_WREADY + + + + + WVALID + + + Dbg_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + CLK.DEBUG_ACLK + DEBUG_ACLK + Parallel Debug Clock Input + + + + + + + CLK + + + DEBUG_ACLK + + + + + + ASSOCIATED_BUSIF + DEBUG:S_AXI_DEBUG + + + ASSOCIATED_RESET + DEBUG_ARESETN + + + FREQ_HZ + DEBUG_ACLK frequency + DEBUG_ACLK frequency + 30000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + RST.DEBUG_ARESETN + DEBUG_ARESETN + Parallel Debug Reset Input + + + + + + + RST + + + DEBUG_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + DBG_INTR + Dbg_Intr + Debug Interrupt Output + + + + + + + INTERRUPT + + + Dbg_Intr + + + + + + SENSITIVITY + LEVEL_HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + TRACE + TRACE + MicroBlaze Trace Interface + + + + + + + DATA_ACCESS + + + Trace_Data_Access + + + + + DATA_ADDRESS + + + Trace_Data_Address + + + + + DATA_BYTE_ENABLE + + + Trace_Data_Byte_Enable + + + + + DATA_READ + + + Trace_Data_Read + + + + + DATA_WRITE + + + Trace_Data_Write + + + + + DATA_WRITE_VALUE + + + Trace_Data_Write_Value + + + + + DCACHE_HIT + + + Trace_DCache_Hit + + + + + DCACHE_RDY + + + Trace_DCache_Rdy + + + + + DCACHE_READ + + + Trace_DCache_Read + + + + + DCACHE_REQ + + + Trace_DCache_Req + + + + + DELAY_SLOT + + + Trace_Delay_Slot + + + + + EX_PIPERUN + + + Trace_EX_PipeRun + + + + + EXCEPTION_KIND + + + Trace_Exception_Kind + + + + + EXCEPTION_TAKEN + + + Trace_Exception_Taken + + + + + ICACHE_HIT + + + Trace_ICache_Hit + + + + + ICACHE_RDY + + + Trace_ICache_Rdy + + + + + ICACHE_REQ + + + Trace_ICache_Req + + + + + INSTRUCTION + + + Trace_Instruction + + + + + JUMP_HIT + + + Trace_Jump_Hit + + + + + JUMP_TAKEN + + + Trace_Jump_Taken + + + + + MB_HALTED + + + Trace_MB_Halted + + + + + MEM_PIPERUN + + + Trace_MEM_PipeRun + + + + + MSR_REG + + + Trace_MSR_Reg + + + + + NEW_REG_VALUE + + + Trace_New_Reg_Value + + + + + OF_PIPERUN + + + Trace_OF_PipeRun + + + + + PC + + + Trace_PC + + + + + PID_REG + + + Trace_PID_Reg + + + + + REG_ADDR + + + Trace_Reg_Addr + + + + + REG_WRITE + + + Trace_Reg_Write + + + + + VALID_INSTR + + + Trace_Valid_Instr + + + + + + + true + + + + + + + + Data + 4294967296 + 32 + + local_memory_map + + microblaze_0 + 0 + 98304 + 32 + + + lsb + 0 + + + msb + 31 + + + workflow + simulation + + + controlpaths + dlmb_cntlr=lmb_bram_I,second_dlmb_cntlr=second_lmb_bram_I + + + memorytypename + + + + simmemfile + + + + combined + {"AddressBlocks":[{"Width":32,"LSB":0,"MSB":31,"AddrBegin":0,"AddrEnd":65535,"Workflow":"simulation","ECC":false,"ECCAlgo":"ECC_NONE","ECCLSB":0,"ECCMSB":0,"MemType":" bd_9f2c lmb_bram_I_MEM_DEVICE","MemWidth":32,"MemDepth":65536,"MemFile":"bd_9f2c_lmb_bram_I_0.mem","MemColl":[{"Key":"dlmb_cntlr","Val":"lmb_bram_I"}]},{"Width":32,"LSB":0,"MSB":31,"AddrBegin":65536,"AddrEnd":98303,"Workflow":"simulation","ECC":false,"ECCAlgo":"ECC_NONE","ECCLSB":0,"ECCMSB":0,"MemType":" bd_9f2c lmb_bram_I bd_9f2c + second_lmb_bram_I_MEM_DEVICE","MemWidth":32,"MemDepth":32768,"MemFile":"bd_9f2c_second_lmb_bram_I_0.mem","MemColl":[{"Key":"second_dlmb_cntlr","Val":"second_lmb_bram_I"}]}]} + + + + + microblaze_1 + 0 + 98304 + 32 + + + lsb + 0 + + + msb + 31 + + + workflow + implementation + + + controlpaths + dlmb_cntlr=lmb_bram_I,second_dlmb_cntlr=second_lmb_bram_I + + + memorytypename + + + + simmemfile + + + + combined + {"AddressBlocks":[{"Width":32,"LSB":0,"MSB":31,"AddrBegin":0,"AddrEnd":65535,"Workflow":"implementation","ECC":false,"ECCAlgo":"ECC_NONE","ECCLSB":0,"ECCMSB":0,"MemType":"","MemWidth":32,"MemDepth":65536,"MemFile":"","MemColl":[{"Key":"dlmb_cntlr","Val":"lmb_bram_I"}]},{"Width":32,"LSB":0,"MSB":31,"AddrBegin":65536,"AddrEnd":98303,"Workflow":"implementation","ECC":false,"ECCAlgo":"ECC_NONE","ECCLSB":0,"ECCMSB":0,"MemType":"","MemWidth":32,"MemDepth":32768,"MemFile":"","MemColl":[{"Key":"second_d +lmb_cntlr","Val":"second_lmb_bram_I"}]}]} + + + + + + + Instruction + 4294967296 + 32 + + + + + S_AXI_DEBUG + AXI debug memory map + + Reg + Reg + Debug Register Block + 0 + 4096 + 32 + register + read-write + + + + + + + Clk + + in + + + std_logic + dummy_view + + + + + + Reset + + in + + + std_logic + dummy_view + + + + + + Mb_Reset + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Config_Reset + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Scan_Reset + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Scan_Reset_Sel + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Scan_En + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + RAM_To + + in + + 255 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + RAM_From + + out + + 255 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Interrupt + + in + + + std_logic + dummy_view + + + + 0 + + + + + Interrupt_Address + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Interrupt_Ack + + out + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Ext_BRK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Ext_NM_BRK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Stop + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Intr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + MB_Halted + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + MB_Error + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Wakeup + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sleep + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Hibernate + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Suspend + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_Wakeup + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_Continue + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Reset_Mode + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Pause + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Pause_Ack + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Non_Secure + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0x0 + + + + + + false + + + + + + LOCKSTEP_Slave_In + + in + + 0 + 4095 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LOCKSTEP_Master_Out + + out + + 0 + 4095 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + LOCKSTEP_Out + + out + + 0 + 4095 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Instr_Addr + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Instr + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + IFetch + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + I_AS + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + IReady + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + IWAIT + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ICE + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + IUE + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + M_AXI_IP_AWID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_WDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_WSTRB + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_WLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_WVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_WREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_BID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_BRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_BVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_BREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Data_Addr + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Data_Read + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + Data_Write + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + D_AS + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Read_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Write_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + DReady + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + DWait + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + DCE + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + DUE + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + Byte_Enable + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + M_AXI_DP_AWID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_WDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_WSTRB + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_WLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_WVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_WREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_BID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_BRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_BVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_BREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_Clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_TDI + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_TDO + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_Reg_En + + in + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Shift + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Capture + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Update + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trig_In + + out + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_Trig_Ack_In + + in + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trig_Out + + in + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trig_Ack_Out + + out + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_Trace_Clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trace_Data + + out + + 0 + 35 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_Trace_Ready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trace_Valid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Debug_Rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Disable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_AWADDR + + in + + 14 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_ARADDR + + in + + 14 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + DEBUG_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + DEBUG_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Trace_Instruction + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Valid_Instr + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_PC + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Reg_Write + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Reg_Addr + + out + + 0 + 4 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_MSR_Reg + + out + + 0 + 14 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_PID_Reg + + out + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_New_Reg_Value + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Exception_Taken + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Exception_Kind + + out + + 0 + 4 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Jump_Taken + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Delay_Slot + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Data_Address + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Data_Write_Value + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Data_Byte_Enable + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Data_Access + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Data_Read + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Data_Write + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_DCache_Req + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_DCache_Hit + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_DCache_Rdy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_DCache_Read + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_ICache_Req + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_ICache_Hit + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_ICache_Rdy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_OF_PipeRun + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_EX_PipeRun + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_MEM_PipeRun + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_MB_Halted + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Jump_Hit + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + M0_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M0_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M0_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M0_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M1_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M1_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M1_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M1_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M2_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M2_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M2_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M2_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M3_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M3_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M3_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M3_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M4_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M4_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M4_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M4_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M5_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M5_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M5_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M5_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M6_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M6_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M6_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M6_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M7_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M7_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M7_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M7_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M8_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M8_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M8_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M8_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M9_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M9_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M9_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M9_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M10_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M10_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M10_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M10_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M11_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M11_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M11_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M11_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M12_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M12_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M12_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M12_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M13_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M13_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M13_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M13_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M14_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M14_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M14_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M14_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M15_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M15_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M15_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M15_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S0_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S0_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S0_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S0_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S1_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S1_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S1_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S1_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S2_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S2_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S2_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S2_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S3_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S3_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S3_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S3_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S4_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S4_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S4_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S4_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S5_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S5_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S5_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S5_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S6_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S6_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S6_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S6_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S7_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S7_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S7_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S7_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S8_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S8_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S8_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S8_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S9_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S9_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S9_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S9_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S10_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S10_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S10_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S10_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S11_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S11_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S11_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S11_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S12_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S12_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S12_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S12_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S13_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S13_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S13_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S13_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S14_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S14_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S14_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S14_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S15_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S15_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S15_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S15_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_AWUSER + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWDOMAIN + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWSNOOP + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWBAR + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WSTRB + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_WUSER + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_BID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_BRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_BVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_BREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_BUSER + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_WACK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ARUSER + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARDOMAIN + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARSNOOP + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARBAR + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_RID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_RUSER + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RACK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ACVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ACADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ACSNOOP + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ACPROT + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ACREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CRVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CRRESP + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CRREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_CDVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CDDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CDLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CDREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_AWID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_AWUSER + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWDOMAIN + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWSNOOP + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWBAR + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WSTRB + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_WUSER + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_BRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_BID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_BVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_BREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_BUSER + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_WACK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ARUSER + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARDOMAIN + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARSNOOP + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARBAR + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_RID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_RUSER + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RACK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ACVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ACADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ACSNOOP + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ACPROT + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ACREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CRVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CRRESP + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CRREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_CDVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CDDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CDLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CDREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + + + C_SCO + 0 + + + C_FREQ + 100000000 + + + C_USE_CONFIG_RESET + 0 + + + C_NUM_SYNC_FF_CLK + Synchronizing FFs to Clk region + 2 + + + C_NUM_SYNC_FF_CLK_IRQ + Synchronizing FFs to Clk region for interrupt input + 1 + + + C_NUM_SYNC_FF_CLK_DEBUG + Synchronizing FFs to Clk region in debug module + 2 + + + C_NUM_SYNC_FF_DBG_CLK + Synchronizing FFs to Dbg_Clk region + 1 + + + C_NUM_SYNC_FF_DBG_TRACE_CLK + Synchronizing FFs to Dbg_Trace_Clk region + 2 + + + C_FAULT_TOLERANT + Enable Fault Tolerance Support + 0 + + + C_ECC_USE_CE_EXCEPTION + Correctable Error Exception + 0 + + + C_LOCKSTEP_SLAVE + Lockstep Slave + 0 + + + C_LOCKSTEP_MASTER + Lockstep Master + 0 + + + C_ENDIANNESS + 1 + + + C_FAMILY + virtexuplusHBM + + + C_DATA_SIZE + 32 + + + C_LMB_DATA_SIZE + 32 + + + C_INSTR_SIZE + 32 + + + C_IADDR_SIZE + 32 + + + C_PIADDR_SIZE + 32 + + + C_DADDR_SIZE + 32 + + + C_INSTANCE + bd_9f2c_microblaze_I_0 + + + C_AVOID_PRIMITIVES + 0 + + + C_AREA_OPTIMIZED + Select implementation optimization + 0 + + + C_OPTIMIZATION + 0 + + + C_INTERCONNECT + Select Bus Interface + 2 + + + C_BASE_VECTORS + Vector Base Address + 0x0000000000000000 + + + C_M_AXI_DP_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DP_DATA_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DP_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DP_EXCLUSIVE_ACCESS + 0 + + + + true + + + + + + C_M_AXI_D_BUS_EXCEPTION + Enable Data-side AXI Exception + 0 + + + + true + + + + + + C_M_AXI_IP_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IP_DATA_WIDTH + 32 + + + + true + + + + + + C_M_AXI_IP_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_I_BUS_EXCEPTION + Enable Instruction-side AXI Exception + 0 + + + + true + + + + + + C_D_LMB + Enable Local Memory Bus Data Interface + 1 + + + C_D_LMB_PROTOCOL + Local Memory Bus Data Protocol + 0 + + + C_D_AXI + Enable Peripheral AXI Data Interface + 0 + + + C_I_LMB + Enable Local Memory Bus Instruction Interface + 1 + + + C_I_LMB_PROTOCOL + Local Memory Bus Instruction Protocol + 0 + + + C_I_AXI + Enable Peripheral AXI Instruction Interface + 0 + + + C_USE_MSR_INSTR + Enable Additional Machine Status Register Instructions + 0 + + + C_USE_PCMP_INSTR + Enable Pattern Comparator + 1 + + + C_USE_BARREL + Enable Barrel Shifter + 1 + + + C_USE_DIV + Enable Integer Divider + 1 + + + C_USE_HW_MUL + Enable Integer Multiplier + 1 + + + C_USE_FPU + Enable Floating Point Unit + 0 + + + C_USE_REORDER_INSTR + Enable Reversed Load/Store and Swap Instructions + 0 + + + C_UNALIGNED_EXCEPTIONS + Enable Unaligned Data Exception + 0 + + + C_ILL_OPCODE_EXCEPTION + Enable Illegal Instruction Exception + 0 + + + C_DIV_ZERO_EXCEPTION + Enable Integer Divide Exception + 0 + + + + true + + + + + + C_FPU_EXCEPTION + Enable Floating Point Unit Exceptions + 0 + + + + false + + + + + + C_FSL_LINKS + Number of Stream Links + 0 + + + C_USE_EXTENDED_FSL_INSTR + Enable Additional Stream Instructions + 0 + + + C_FSL_EXCEPTION + Enable Stream Exception + 0 + + + + false + + + + + + C_USE_STACK_PROTECTION + Enable stack protection + 0 + + + + true + + + + + + C_IMPRECISE_EXCEPTIONS + Allow Imprecise Exceptions + 0 + + + C_USE_INTERRUPT + 0 + + + C_USE_EXT_BRK + 0 + + + C_USE_EXT_NM_BRK + 0 + + + C_USE_NON_SECURE + 0 + + + C_USE_MMU + Memory Management + 0 + + + + true + + + + + + C_MMU_DTLB_SIZE + Data Shadow Translation Look-Aside Buffer Size + 4 + + + + false + + + + + + C_MMU_ITLB_SIZE + Instruction Shadow Translation Look-Aside Buffer Size + 2 + + + + false + + + + + + C_MMU_TLB_ACCESS + Enable Access to Memory Management Special Registers + 3 + + + + false + + + + + + C_MMU_ZONES + Number of Memory Protection Zones + 16 + + + + false + + + + + + C_MMU_PRIVILEGED_INSTR + Privileged Instructions + 0 + + + + false + + + + + + C_USE_BRANCH_TARGET_CACHE + Enable Branch Target Cache + 0 + + + + true + + + + + + C_BRANCH_TARGET_CACHE_SIZE + Branch Target Cache Size + 0 + + + + true + + + + + + C_PC_WIDTH + 17 + + + C_PVR + Specifies Processor Version Register + 0 + + + C_PVR_USER1 + Specify USER1 Bits in Processor Version Register + 0x00 + + + C_PVR_USER2 + Specify USER2 Bits in Processor Version Register + 0x00000000 + + + C_DYNAMIC_BUS_SIZING + 0 + + + C_RESET_MSR + Specify Reset Value for Select MSR Bits + 0x00000000 + + + C_OPCODE_0x0_ILLEGAL + Generate Illegal Instruction Exception for NULL Instruction + 0 + + + C_DEBUG_ENABLED + MicroBlaze Debug Module Interface + 0 + + + C_DEBUG_INTERFACE + MicroBlaze Debug Connection + 0 + + + C_NUMBER_OF_PC_BRK + Number of PC Breakpoints + 1 + + + C_NUMBER_OF_RD_ADDR_BRK + Number of Read Address Watchpoints + 0 + + + C_NUMBER_OF_WR_ADDR_BRK + Number of Write Address Watchpoints + 0 + + + C_DEBUG_EVENT_COUNTERS + Number of Performance Monitor Event Counters + 5 + + + C_DEBUG_LATENCY_COUNTERS + Number of Performance Monitor Latency Counters + 1 + + + C_DEBUG_COUNTER_WIDTH + Performance Monitor Counter Width + 32 + + + C_DEBUG_TRACE_SIZE + Trace Buffer Size + 8192 + + + C_DEBUG_EXTERNAL_TRACE + External Trace + 0 + + + C_DEBUG_TRACE_ASYNC_RESET + Use Asynchrnous Reset for External Trace + 0 + + + C_DEBUG_PROFILE_SIZE + Profile Buffer Size + 0 + + + C_INTERRUPT_IS_EDGE + Sense Interrupt on Edge vs. Level + 0 + + + C_EDGE_IS_POSITIVE + Sense Interrupt on Rising vs. Falling Edge + 1 + + + C_ASYNC_INTERRUPT + 1 + + + C_ASYNC_WAKEUP + 3 + + + C_M0_AXIS_DATA_WIDTH + 32 + + + C_S0_AXIS_DATA_WIDTH + 32 + + + C_M1_AXIS_DATA_WIDTH + 32 + + + C_S1_AXIS_DATA_WIDTH + 32 + + + C_M2_AXIS_DATA_WIDTH + 32 + + + C_S2_AXIS_DATA_WIDTH + 32 + + + C_M3_AXIS_DATA_WIDTH + 32 + + + C_S3_AXIS_DATA_WIDTH + 32 + + + C_M4_AXIS_DATA_WIDTH + 32 + + + C_S4_AXIS_DATA_WIDTH + 32 + + + C_M5_AXIS_DATA_WIDTH + 32 + + + C_S5_AXIS_DATA_WIDTH + 32 + + + C_M6_AXIS_DATA_WIDTH + 32 + + + C_S6_AXIS_DATA_WIDTH + 32 + + + C_M7_AXIS_DATA_WIDTH + 32 + + + C_S7_AXIS_DATA_WIDTH + 32 + + + C_M8_AXIS_DATA_WIDTH + 32 + + + C_S8_AXIS_DATA_WIDTH + 32 + + + C_M9_AXIS_DATA_WIDTH + 32 + + + C_S9_AXIS_DATA_WIDTH + 32 + + + C_M10_AXIS_DATA_WIDTH + 32 + + + C_S10_AXIS_DATA_WIDTH + 32 + + + C_M11_AXIS_DATA_WIDTH + 32 + + + C_S11_AXIS_DATA_WIDTH + 32 + + + C_M12_AXIS_DATA_WIDTH + 32 + + + C_S12_AXIS_DATA_WIDTH + 32 + + + C_M13_AXIS_DATA_WIDTH + 32 + + + C_S13_AXIS_DATA_WIDTH + 32 + + + C_M14_AXIS_DATA_WIDTH + 32 + + + C_S14_AXIS_DATA_WIDTH + 32 + + + C_M15_AXIS_DATA_WIDTH + 32 + + + C_S15_AXIS_DATA_WIDTH + 32 + + + C_ICACHE_BASEADDR + Base Address + 0x0000000000000000 + + + C_ICACHE_HIGHADDR + High Address + 0x000000003FFFFFFF + + + C_USE_ICACHE + Enable Instruction Cache + 0 + + + C_ALLOW_ICACHE_WR + Enable Writes + 1 + + + C_ADDR_TAG_BITS + 17 + + + C_CACHE_BYTE_SIZE + Size in Bytes + 8192 + + + C_ICACHE_LINE_LEN + Line Length + 4 + + + C_ICACHE_ALWAYS_USED + Use Cache for All Memory Accesses + 1 + + + C_ICACHE_STREAMS + Number of Streams + 0 + + + + true + + + + + + C_ICACHE_VICTIMS + Number of Victims + 0 + + + + true + + + + + + C_ICACHE_FORCE_TAG_LUTRAM + Use Distributed RAM for Tags + 0 + + + + true + + + + + + C_ICACHE_DATA_WIDTH + Data Width + 0 + + + + true + + + + + + C_M_AXI_IC_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_DATA_WIDTH + 32 + + + C_M_AXI_IC_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_IC_USER_VALUE + 31 + + + + true + + + + + + C_M_AXI_IC_AWUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_IC_ARUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_IC_WUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_RUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_BUSER_WIDTH + 1 + + + + true + + + + + + C_DCACHE_BASEADDR + Base Address + 0x0000000000000000 + + + C_DCACHE_HIGHADDR + High Address + 0x000000003FFFFFFF + + + C_USE_DCACHE + Enable Data Cache + 0 + + + C_ALLOW_DCACHE_WR + Enable Writes + 1 + + + C_DCACHE_ADDR_TAG + 17 + + + C_DCACHE_BYTE_SIZE + Size in Bytes + 8192 + + + C_DCACHE_LINE_LEN + Line Length + 4 + + + C_DCACHE_ALWAYS_USED + Use Cache for All Memory Accesses + 1 + + + C_DCACHE_USE_WRITEBACK + Enable Write-back Storage Policy + 0 + + + + true + + + + + + C_DCACHE_VICTIMS + Number of Victims + 0 + + + + false + + + + + + C_DCACHE_FORCE_TAG_LUTRAM + Use Distributed RAM for Tags + 0 + + + C_DCACHE_DATA_WIDTH + Data Width + 0 + + + + false + + + + + + C_M_AXI_DC_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_DATA_WIDTH + 32 + + + C_M_AXI_DC_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DC_EXCLUSIVE_ACCESS + 0 + + + + true + + + + + + C_M_AXI_DC_USER_VALUE + 31 + + + + true + + + + + + C_M_AXI_DC_AWUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_DC_ARUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_DC_WUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_RUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_BUSER_WIDTH + 1 + + + + true + + + + + + + + + choice_list_29910ba8 + GENERIC + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_8af5a703 + 0 + 1 + + + choice_list_99ba8646 + 32 + 64 + + + choice_list_b1aff63c + 32 + 48 + 64 + + + choice_list_b94541ab + 0 + 2 + 4 + 8 + + + choice_list_dd2843c6 + 1 + 2 + 4 + 8 + + + choice_list_f86403bf + 4 + 8 + 16 + + + choice_pairs_0000a26c + 0 + 1 + 2 + 3 + + + choice_pairs_0873e75e + 0 + 1 + + + choice_pairs_1075faf2 + 0 + 1 + 2 + + + choice_pairs_126baff7 + 0 + 8192 + 16384 + 32768 + 65536 + 131072 + + + choice_pairs_13d40c7c + 0 + 32 + 64 + 128 + 256 + 8192 + 16384 + 32768 + 65536 + 131072 + + + choice_pairs_2058dc69 + 0 + 1 + + + choice_pairs_22d9f392 + 0 + 1 + 2 + 3 + + + choice_pairs_3eb333f8 + 0 + 1 + 2 + + + choice_pairs_443ae6cc + 0 + 1 + 2 + 3 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_56d5ba32 + 0 + 1 + 2 + + + choice_pairs_5ab38e91 + 0 + 1 + 2 + + + choice_pairs_5b1842a1 + 0 + 4096 + 8192 + 16384 + 32768 + 65536 + 131072 + + + choice_pairs_75c71b2b + 0 + 1 + 2 + 3 + + + choice_pairs_7ad6afc0 + 0 + 1 + 2 + 3 + + + choice_pairs_7bfd418d + 0 + 1 + 2 + + + choice_pairs_7dd2834f + 0 + 8 + 9 + 10 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + + + choice_pairs_8b498448 + 64 + 128 + 256 + 512 + 1024 + 2048 + 4096 + 8192 + 16384 + 32768 + 65536 + + + choice_pairs_b1fa18d9 + 0 + 1 + 2 + + + choice_pairs_c471ed24 + 32 + 36 + 40 + 44 + 48 + 52 + 64 + + + choice_pairs_db57ca32 + 0 + 1 + 2 + + + choice_pairs_e7a1eb81 + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + + + choice_pairs_ff364cce + 2 + 3 + + + + + microblaze + + + + endian + little + + + elf_class + 32-bit + + + instance_path + + + + bootloop_file + data/mb_bootloop_le.elf + + + processor_type + MICROBLAZE_LE + + + is_visible + true + + + + + The MicroBlaze 32 and 64 bit soft processor core, providing an instruction set optimized for embedded applications with many user-configurable options. MicroBlaze has many advanced architecture features like Instruction and Data-side cache with AXI interfaces, Floating-Point unit (FPU), Memory Management Unit (MMU), and fault tolerance support. +It is highly recommended to create MicroBlaze systems within Vivado IP Integrator, to enable export to the Xilinx Software Development Kit (SDK) for software development. + + + + C_SCO + 0 + + + + true + + + + + + C_FREQ + 100000000 + + + + true + + + + + + C_DATA_SIZE + Select Processor Implementation + 32 + + + + true + + + + + + C_ADDR_SIZE + Select Extended Addressing + 32 + + + + true + + + + + + C_DYNAMIC_BUS_SIZING + 0 + + + + true + + + + + + C_PC_WIDTH + 17 + + + + true + + + + + + C_INSTANCE + mb_microblaze_0 + + + + true + + + + + + C_AVOID_PRIMITIVES + 0 + + + + true + + + + + + C_FAULT_TOLERANT + Enable Fault Tolerance Support + 0 + + + + true + + + + + + C_ECC_USE_CE_EXCEPTION + Correctable Error Exception + 0 + + + + true + + + + + + C_LOCKSTEP_SLAVE + Lockstep Slave + 0 + + + + true + + + + + + C_ENDIANNESS + Endianness + 1 + + + + true + + + + + + C_AREA_OPTIMIZED + Select implementation optimization + 0 + + + + true + + + + + + C_OPTIMIZATION + 0 + + + + true + + + + + + C_INTERCONNECT + Select Bus Interface + 2 + + + + true + + + + + + C_BASE_VECTORS + Vector Base Address + 0x0000000000000000 + + + + true + + + + + + C_USE_CONFIG_RESET + 0 + + + + true + + + + + + C_NUM_SYNC_FF_CLK + Synchronizing FFs to Clk region + 2 + + + + true + + + + + + C_NUM_SYNC_FF_CLK_IRQ + Synchronizing FFs to Clk region for interrupt input + 1 + + + + true + + + + + + C_NUM_SYNC_FF_CLK_DEBUG + Synchronizing FFs to Clk region in debug module + 2 + + + + true + + + + + + C_NUM_SYNC_FF_DBG_CLK + Synchronizing FFs to Dbg_Clk region + 1 + + + + true + + + + + + C_NUM_SYNC_FF_DBG_TRACE_CLK + Synchronizing FFs to Dbg_Trace_Clk region + 2 + + + + true + + + + + + C_M_AXI_DP_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DP_DATA_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DP_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DP_EXCLUSIVE_ACCESS + 0 + + + + true + + + + + + C_D_AXI + Enable Peripheral AXI Data Interface + 0 + + + + true + + + + + + C_DP_AXI_MON + Use Monitor Interface for Peripheral AXI Data Interface + 0 + + + + true + + + + + + C_DC_AXI_MON + Use Monitor Interface for Cache AXI Data Interface + 0 + + + + true + + + + + + C_D_LMB + Enable Local Memory Bus Data Interface + 1 + + + + true + + + + + + C_D_LMB_PROTOCOL + Local Memory Bus Data Protocol + 0 + + + + true + + + + + + C_D_LMB_MON + Use Monitor Interface for Local Memory Bus Data Interface + 0 + + + + true + + + + + + C_M_AXI_IP_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IP_DATA_WIDTH + 32 + + + + true + + + + + + C_M_AXI_IP_ADDR_WIDTH + 32 + + + + true + + + + + + C_I_AXI + Enable Peripheral AXI Instruction Interface + 0 + + + + true + + + + + + C_IP_AXI_MON + Use Monitor Interface for Peripheral AXI Instruction Interface + 0 + + + + true + + + + + + C_IC_AXI_MON + Use Monitor Interface for Cache AXI Instruction Interface + 0 + + + + true + + + + + + C_I_LMB + Enable Local Memory Bus Instruction Interface + 1 + + + + true + + + + + + C_I_LMB_PROTOCOL + Local Memory Bus Instruction Protocol + 0 + + + + true + + + + + + C_I_LMB_MON + Use Monitor Interface for Local Memory Bus Instruction Interface + 0 + + + + true + + + + + + C_TRACE + Enable Trace Bus Interface + 1 + + + + true + + + + + + C_LOCKSTEP_SELECT + Lockstep Interface + 0 + + + + true + + + + + + C_ENABLE_DISCRETE_PORTS + Enable Discrete Ports + 0 + + + + true + + + + + + C_M_AXI_DC_USER_SIGNALS + Enable M_AXI_DC User Signals + 0 + + + + true + + + + + + C_M_AXI_IC_USER_SIGNALS + Enable M_AXI_IC User Signals + 0 + + + + true + + + + + + G_TEMPLATE_LIST + Select Configuration + 0 + + + + true + + + + + + G_USE_EXCEPTIONS + Enable Exceptions + 0 + + + + true + + + + + + C_USE_MSR_INSTR + Enable Additional Machine Status Register Instructions + 0 + + + + true + + + + + + C_USE_PCMP_INSTR + Enable Pattern Comparator + 1 + + + + true + + + + + + C_USE_REORDER_INSTR + Enable Reversed Load/Store and Swap Instructions + 0 + + + + true + + + + + + C_USE_BARREL + Enable Barrel Shifter + 1 + + + + true + + + + + + C_USE_DIV + Enable Integer Divider + 1 + + + + true + + + + + + C_USE_HW_MUL + Enable Integer Multiplier + 1 + + + + true + + + + + + C_USE_FPU + Enable Floating Point Unit + 0 + + + + true + + + + + + C_UNALIGNED_EXCEPTIONS + Enable Unaligned Data Exception + 0 + + + + true + + + + + + C_ILL_OPCODE_EXCEPTION + Enable Illegal Instruction Exception + 0 + + + + true + + + + + + C_M_AXI_I_BUS_EXCEPTION + Enable Instruction-side AXI Exception + 0 + + + + false + + + + + + C_M_AXI_D_BUS_EXCEPTION + Enable Data-side AXI Exception + 0 + + + + false + + + + + + C_DIV_ZERO_EXCEPTION + Enable Integer Divide Exception + 0 + + + + true + + + + + + C_FPU_EXCEPTION + Enable Floating Point Unit Exceptions + 0 + + + + false + + + + + + C_FSL_EXCEPTION + Enable Stream Exception + 0 + + + + false + + + + + + C_USE_STACK_PROTECTION + Enable stack protection + 0 + + + + true + + + + + + C_IMPRECISE_EXCEPTIONS + Allow Imprecise Exceptions + 0 + + + + true + + + + + + C_PVR + Specifies Processor Version Register + 0 + + + + true + + + + + + C_PVR_USER1 + Specify USER1 Bits in Processor Version Register + 0x00 + + + + false + + + + + + C_PVR_USER2 + Specify USER2 Bits in Processor Version Register + 0x00000000 + + + + false + + + + + + C_DEBUG_ENABLED + MicroBlaze Debug Module Interface + 0 + + + + true + + + + + + C_DEBUG_INTERFACE + MicroBlaze Debug Connection + 0 + + + + false + + + + + + C_NUMBER_OF_PC_BRK + Number of PC Breakpoints + 1 + + + + false + + + + + + C_NUMBER_OF_RD_ADDR_BRK + Number of Read Address Watchpoints + 0 + + + + false + + + + + + C_NUMBER_OF_WR_ADDR_BRK + Number of Write Address Watchpoints + 0 + + + + false + + + + + + C_DEBUG_EVENT_COUNTERS + Number of Performance Monitor Event Counters + 5 + + + + false + + + + + + C_DEBUG_LATENCY_COUNTERS + Number of Performance Monitor Latency Counters + 1 + + + + false + + + + + + C_DEBUG_COUNTER_WIDTH + Performance Monitor Counter Width + 32 + + + + false + + + + + + C_DEBUG_TRACE_SIZE + Trace Buffer Size + 8192 + + + + false + + + + + + C_DEBUG_EXTERNAL_TRACE + External Trace + 0 + + + + false + + + + + + C_DEBUG_TRACE_ASYNC_RESET + Use Asynchrnous Reset for External Trace + 0 + + + + true + + + + + + C_DEBUG_PROFILE_SIZE + Profile Buffer Size + 0 + + + + false + + + + + + C_INTERRUPT_IS_EDGE + Sense Interrupt on Edge vs. Level + 0 + + + + true + + + + + + C_EDGE_IS_POSITIVE + Sense Interrupt on Rising vs. Falling Edge + 1 + + + + true + + + + + + C_ASYNC_INTERRUPT + 1 + + + + true + + + + + + C_ASYNC_WAKEUP + 3 + + + + true + + + + + + C_RESET_MSR_IE + IE + 0 + + + + true + + + + + + C_RESET_MSR_BIP + BIP + 0 + + + + true + + + + + + C_RESET_MSR_ICE + ICE + 0 + + + + true + + + + + + C_RESET_MSR_DCE + DCE + 0 + + + + true + + + + + + C_RESET_MSR_EE + EE + 0 + + + + true + + + + + + C_RESET_MSR_EIP + EIP + 0 + + + + true + + + + + + C_OPCODE_0x0_ILLEGAL + Generate Illegal Instruction Exception for NULL Instruction + 0 + + + + false + + + + + + C_FSL_LINKS + Number of Stream Links + 0 + + + + true + + + + + + C_USE_EXTENDED_FSL_INSTR + Enable Additional Stream Instructions + 0 + + + + false + + + + + + C_M0_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S0_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M1_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S1_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M2_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S2_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M3_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S3_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M4_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S4_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M5_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S5_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M6_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S6_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M7_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S7_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M8_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S8_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M9_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S9_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M10_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S10_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M11_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S11_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M12_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S12_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M13_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S13_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M14_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S14_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M15_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S15_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M0_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S0_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M1_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S1_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M2_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S2_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M3_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S3_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M4_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S4_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M5_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S5_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M6_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S6_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M7_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S7_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M8_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S8_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M9_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S9_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M10_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S10_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M11_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S11_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M12_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S12_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M13_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S13_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M14_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S14_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M15_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S15_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_ICACHE_BASEADDR + Base Address + 0x0000000000000000 + + + + false + + + + + + C_ICACHE_HIGHADDR + High Address + 0x000000003FFFFFFF + + + + false + + + + + + C_USE_ICACHE + Enable Instruction Cache + 0 + + + + true + + + + + + C_ALLOW_ICACHE_WR + Enable Writes + 1 + + + + false + + + + + + C_ADDR_TAG_BITS + Set number of I-cache address tag bits + 17 + + + + true + + + + + + C_CACHE_BYTE_SIZE + Size in Bytes + 8192 + + + + false + + + + + + C_ICACHE_LINE_LEN + Line Length + 4 + + + + false + + + + + + C_ICACHE_ALWAYS_USED + Use Cache for All Memory Accesses + 1 + + + + false + + + + + + C_ICACHE_VICTIMS + Number of Victims + 0 + + + + false + + + + + + C_ICACHE_STREAMS + Number of Streams + 0 + + + + false + + + + + + C_ICACHE_FORCE_TAG_LUTRAM + Use Distributed RAM for Tags + 0 + + + + false + + + + + + C_ICACHE_DATA_WIDTH + Data Width + 0 + + + + false + + + + + + C_M_AXI_IC_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_IC_AWUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_IC_ARUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_IC_WUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_RUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_BUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_USER_VALUE + 31 + + + + true + + + + + + C_DCACHE_BASEADDR + Base Address + 0x0000000000000000 + + + + false + + + + + + C_DCACHE_HIGHADDR + High Address + 0x000000003FFFFFFF + + + + false + + + + + + C_USE_DCACHE + Enable Data Cache + 0 + + + + true + + + + + + C_ALLOW_DCACHE_WR + Enable Writes + 1 + + + + false + + + + + + C_DCACHE_ADDR_TAG + Set number of D-cache address tag bits + 17 + + + + true + + + + + + C_DCACHE_BYTE_SIZE + Size in Bytes + 8192 + + + + false + + + + + + C_DCACHE_LINE_LEN + Line Length + 4 + + + + false + + + + + + C_DCACHE_ALWAYS_USED + Use Cache for All Memory Accesses + 1 + + + + false + + + + + + C_DCACHE_USE_WRITEBACK + Enable Write-back Storage Policy + 0 + + + + false + + + + + + C_DCACHE_VICTIMS + Number of Victims + 0 + + + + false + + + + + + C_DCACHE_FORCE_TAG_LUTRAM + Use Distributed RAM for Tags + 0 + + + + false + + + + + + C_DCACHE_DATA_WIDTH + Data Width + 0 + + + + false + + + + + + C_M_AXI_DC_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DC_AWUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_DC_ARUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_DC_WUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_RUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_BUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_EXCLUSIVE_ACCESS + 0 + + + + true + + + + + + C_M_AXI_DC_USER_VALUE + 31 + + + + true + + + + + + C_USE_MMU + Memory Management + 0 + + + + true + + + + + + C_MMU_DTLB_SIZE + Data Shadow Translation Look-Aside Buffer Size + 4 + + + + false + + + + + + C_MMU_ITLB_SIZE + Instruction Shadow Translation Look-Aside Buffer Size + 2 + + + + false + + + + + + C_MMU_TLB_ACCESS + Enable Access to Memory Management Special Registers + 3 + + + + false + + + + + + C_MMU_ZONES + Number of Memory Protection Zones + 16 + + + + false + + + + + + C_MMU_PRIVILEGED_INSTR + Privileged Instructions + 0 + + + + false + + + + + + C_USE_INTERRUPT + Use Interrupt + 0 + + + + true + + + + + + C_INTERRUPT_MON + Use Monitor Interface for Interrupt + 0 + + + + true + + + + + + C_USE_EXT_BRK + Use Ext_Brk + 0 + + + + true + + + + + + C_USE_EXT_NM_BRK + Use Ext_Nm_Brk + 0 + + + + true + + + + + + C_USE_NON_SECURE + Use Non-Secure AXI access permission + 0 + + + + true + + + + + + C_USE_BRANCH_TARGET_CACHE + Enable Branch Target Cache + 0 + + + + true + + + + + + C_BRANCH_TARGET_CACHE_SIZE + Branch Target Cache Size + 0 + + + + true + + + + + + Component_Name + bd_9f2c_microblaze_I_0 + + + + + MicroBlaze + + XPM_MEMORY + + 2 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2019.2 + + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xci b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xci new file mode 100644 index 0000000..de0f4e9 --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xci @@ -0,0 +1,85 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_rst_0_0 + + + 0 + ACTIVE_LOW + 0 + + bd_9f2c_Clk + 100000000 + 0 + 0.000 + 0 + 0 + ACTIVE_HIGH + 0 + 0 + 0 + 0 + 0 + 4 + 1 + 4 + virtexuplusHBM + 1 + 1 + 1 + 1 + 0 + 4 + 1 + 4 + 1 + 1 + 1 + 1 + bd_9f2c_rst_0_0 + Custom + false + virtexuplusHBM + + + xcvu37p + fsvh2892 + VERILOG + + MIXED + -2 + + E + TRUE + TRUE + IP_Integrator + 13 + TRUE + . + + . + 2019.2 + GLOBAL + + + + + + + + + + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xml b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xml new file mode 100644 index 0000000..c100a2c --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xml @@ -0,0 +1,680 @@ + + + xilinx.com + customized_ip + bd_9f2c_rst_0_0 + 1.0 + + + clock + Clock + + + + + + + CLK + + + slowest_sync_clk + + + + + + ASSOCIATED_RESET + mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset + + + FREQ_HZ + Slowest Sync clock frequency + Slowest Synchronous clock frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + bd_9f2c_Clk + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + ext_reset + Ext_Reset + + + + + + + RST + + + ext_reset_in + + + + + + BOARD.ASSOCIATED_PARAM + RESET_BOARD_INTERFACE + + + + required + + + + + + POLARITY + ACTIVE_HIGH + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + aux_reset + aux_reset + + + + + + + RST + + + aux_reset_in + + + + + + POLARITY + ACTIVE_LOW + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + dbg_reset + DBG_Reset + + + + + + + RST + + + mb_debug_sys_rst + + + + + + POLARITY + ACTIVE_HIGH + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + mb_rst + MB_rst + + + + + + + RST + + + mb_reset + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PROCESSOR + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + bus_struct_reset + bus_struct_reset + + + + + + + RST + + + bus_struct_reset + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + interconnect_low_rst + interconnect_low_rst + + + + + + + RST + + + interconnect_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + TYPE + INTERCONNECT + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + peripheral_high_rst + peripheral_high_rst + + + + + + + RST + + + peripheral_reset + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PERIPHERAL + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + peripheral_low_rst + peripheral_low_rst + + + + + + + RST + + + peripheral_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + TYPE + PERIPHERAL + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + + + slowest_sync_clk + + in + + + std_logic + dummy_view + + + + + + ext_reset_in + + in + + + std_logic + dummy_view + + + + + + aux_reset_in + + in + + + std_logic + dummy_view + + + + 1 + + + + + mb_debug_sys_rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + dcm_locked + + in + + + std_logic + dummy_view + + + + 0x1 + + + + + mb_reset + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + bus_struct_reset + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + peripheral_reset + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + interconnect_aresetn + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 1 + + + + + peripheral_aresetn + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 1 + + + + + + + C_FAMILY + virtexuplusHBM + + + C_EXT_RST_WIDTH + Ext Rst Width + 4 + + + C_AUX_RST_WIDTH + Aux Rst Width + 4 + + + C_EXT_RESET_HIGH + Ext Reset High + 1 + + + C_AUX_RESET_HIGH + Aux Reset High + 0 + + + C_NUM_BUS_RST + No. of Bus Reset (Active High) + 1 + + + C_NUM_PERP_RST + No. of Peripheral Reset (Active High) + 1 + + + C_NUM_INTERCONNECT_ARESETN + No. of Interconnect Reset (Active Low) + 1 + + + C_NUM_PERP_ARESETN + No. of Peripheral Reset (Active Low) + 1 + + + + + + choice_list_ac75ef1e + Custom + + + Processor Reset System + + + C_NUM_PERP_ARESETN + No. of Peripheral Reset (Active Low) + 1 + + + C_NUM_INTERCONNECT_ARESETN + No. of Interconnect Reset (Active Low) + 1 + + + C_NUM_PERP_RST + No. of Peripheral Reset (Active High) + 1 + + + C_NUM_BUS_RST + No. of Bus Reset (Active High) + 1 + + + C_AUX_RESET_HIGH + Aux Reset High + 0 + + + C_EXT_RESET_HIGH + Ext Reset High + 1 + + + C_AUX_RST_WIDTH + Aux Rst Width + 4 + + + C_EXT_RST_WIDTH + Ext Rst Width + 4 + + + Component_Name + bd_9f2c_rst_0_0 + + + USE_BOARD_FLOW + Generate Board based IO Constraints + false + + + RESET_BOARD_INTERFACE + Custom + + + + + Processor System Reset + 13 + + + + + + + + + + + + + + + + + + + + + + + + + + 2019.2 + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xci b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xci new file mode 100644 index 0000000..91e0822 --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xci @@ -0,0 +1,289 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_iomodule_0_0 + + + bd_9f2c_Clk + 100000000 + 0 + 0.000 + 1 + LEVEL_HIGH + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + 32 + 32 + STANDARD + READ_WRITE + 0 + 0x0000000080000000 + virtexuplusHBM + 0 + 6216 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 100000000 + 0 + 32 + 0 + 32 + 0 + 32 + 0 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x000000008000FFFF + iomodule + 17 + 0xFFFF + 0x0000000000000000 + 1 + 1 + 0x0000 + 2 + 0xFFFF + 0 + 0x00000000C0000000 + 0x00000000FFFFFFFF + 0x00000000C0000000 + 32 + 32 + 0 + 0x00000000C0000000 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 9600 + 8 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0x0000000080000000 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 100000000 + 0 + 32 + 0 + 32 + 0 + 32 + 0 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x000000008000FFFF + iomodule + 17 + 0xFFFF + 0x0000000000000000 + 1 + 1 + 0 + 0x0000 + 2 + 0xFFFF + 0 + 1 + 0x00000000C0000000 + 0x00000000FFFFFFFF + 0x00000000C0000000 + 32 + 32 + 0 + 0x00000000C0000000 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 9600 + 8 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + bd_9f2c_iomodule_0_0 + Custom + Custom + Custom + Custom + Custom + false + virtexuplusHBM + + + xcvu37p + fsvh2892 + VERILOG + + MIXED + -2 + + E + TRUE + TRUE + IP_Integrator + 5 + TRUE + . + + . + 2019.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xml b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xml new file mode 100644 index 0000000..8aa0245 --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xml @@ -0,0 +1,8609 @@ + + + xilinx.com + customized_ip + bd_9f2c_iomodule_0_0 + 1.0 + + + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + CLK.CLK + Clk + Clock Input + + + + + + + CLK + + + Clk + + + + + + ASSOCIATED_BUSIF + SLMB + + + ASSOCIATED_RESET + Rst:TMR_Rst + + + FREQ_HZ + Clk frequency + Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + bd_9f2c_Clk + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + RST.Rst + Rst + Reset Input + + + + + + + RST + + + Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PERIPHERAL + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + RST.TMR_Rst + TMR_Rst + TMR Reset Input + + + + + + + RST + + + TMR_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PERIPHERAL + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + IO_BUS + IO_BUS + MicroBlaze MCS IO Bus Interface + + + + + + + ADDR_STROBE + + + IO_Addr_Strobe + + + + + ADDRESS + + + IO_Address + + + + + BYTE_ENABLE + + + IO_Byte_Enable + + + + + READ_DATA + + + IO_Read_Data + + + + + READ_STROBE + + + IO_Read_Strobe + + + + + READY + + + IO_Ready + + + + + WRITE_DATA + + + IO_Write_Data + + + + + WRITE_STROBE + + + IO_Write_Strobe + + + + + + + true + + + + + + INTERRUPT.UART_Interrupt + UART_Interrupt + + + + + + + INTERRUPT + + + UART_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.FIT1_Interrupt + FIT1_Interrupt + + + + + + + INTERRUPT + + + FIT1_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.FIT2_Interrupt + FIT2_Interrupt + + + + + + + INTERRUPT + + + FIT2_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.FIT3_Interrupt + FIT3_Interrupt + + + + + + + INTERRUPT + + + FIT3_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.FIT4_Interrupt + FIT4_Interrupt + + + + + + + INTERRUPT + + + FIT4_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.PIT1_Interrupt + PIT1_Interrupt + + + + + + + INTERRUPT + + + PIT1_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.PIT2_Interrupt + PIT2_Interrupt + + + + + + + INTERRUPT + + + PIT2_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.PIT3_Interrupt + PIT3_Interrupt + + + + + + + INTERRUPT + + + PIT3_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.PIT4_Interrupt + PIT4_Interrupt + + + + + + + INTERRUPT + + + PIT4_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.GPI1_Interrupt + GPI1_Interrupt + + + + + + + INTERRUPT + + + GPI1_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.GPI2_Interrupt + GPI2_Interrupt + + + + + + + INTERRUPT + + + GPI2_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.GPI3_Interrupt + GPI3_Interrupt + + + + + + + INTERRUPT + + + GPI3_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.GPI4_Interrupt + GPI4_Interrupt + + + + + + + INTERRUPT + + + GPI4_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTC_Interrupt + INTC_Interrupt + + + + + + + INTERRUPT + + + INTC_Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + none + + + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTC_Irq_Single + INTC_IRQ + + + + + + + INTERRUPT + + + INTC_IRQ + + + + + + SENSITIVITY + LEVEL_HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTC_Irq + INTC_IRQ + + + + + + + ACK + + + INTC_Processor_Ack + + + + + ADDRESS + + + INTC_Interrupt_Address + + + + + INTERRUPT + + + INTC_IRQ + + + + + + SENSITIVITY + LEVEL_HIGH + + + LOW_LATENCY + 0 + + + + + + false + + + + + + INTERRUPT.INTC_Irq_Out + INTC_IRQ_OUT + + + + + + + INTERRUPT + + + INTC_IRQ_OUT + + + + + + SENSITIVITY + LEVEL_HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + UART + UART + UART TX/RX + + + + + + + RxD + + + UART_Rx + + + + + TxD + + + UART_Tx + + + + + + BOARD.ASSOCIATED_PARAM + UART_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + GPIO1 + GPIO1 + General Purpose IO + + + + + + + TRI_I + + + GPI1 + + + + + TRI_O + + + GPO1 + + + + + + C_USE_GPO1 + 0 + + + + true + + + + + + C_GPO1_SIZE + 32 + + + + true + + + + + + C_GPO1_INIT + 0x00000000 + + + + true + + + + + + C_USE_GPI1 + 0 + + + + true + + + + + + C_GPI1_SIZE + 32 + + + + true + + + + + + C_GPI1_INTERRUPT + 0 + + + + true + + + + + + BOARD.ASSOCIATED_PARAM + GPIO1_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + GPIO2 + GPIO2 + General Purpose IO + + + + + + + TRI_I + + + GPI2 + + + + + TRI_O + + + GPO2 + + + + + + C_USE_GPO2 + 0 + + + + true + + + + + + C_GPO2_SIZE + 32 + + + + true + + + + + + C_GPO2_INIT + 0x00000000 + + + + true + + + + + + C_USE_GPI2 + 0 + + + + true + + + + + + C_GPI2_SIZE + 32 + + + + true + + + + + + C_GPI2_INTERRUPT + 0 + + + + true + + + + + + BOARD.ASSOCIATED_PARAM + GPIO2_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + GPIO3 + GPIO3 + General Purpose IO + + + + + + + TRI_I + + + GPI3 + + + + + TRI_O + + + GPO3 + + + + + + C_USE_GPO3 + 0 + + + + true + + + + + + C_GPO3_SIZE + 32 + + + + true + + + + + + C_GPO3_INIT + 0x00000000 + + + + true + + + + + + C_USE_GPI3 + 0 + + + + true + + + + + + C_GPI3_SIZE + 32 + + + + true + + + + + + C_GPI3_INTERRUPT + 0 + + + + true + + + + + + BOARD.ASSOCIATED_PARAM + GPIO3_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + GPIO4 + GPIO4 + General Purpose IO + + + + + + + TRI_I + + + GPI4 + + + + + TRI_O + + + GPO4 + + + + + + C_USE_GPO4 + 0 + + + + true + + + + + + C_GPO4_SIZE + 32 + + + + true + + + + + + C_GPO4_INIT + 0x00000000 + + + + true + + + + + + C_USE_GPI4 + 0 + + + + true + + + + + + C_GPI4_SIZE + 32 + + + + true + + + + + + C_GPI4_INTERRUPT + 0 + + + + true + + + + + + BOARD.ASSOCIATED_PARAM + GPIO4_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + + + SLMB + LMB memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + UART_RX + UART Receive Data Register + UART Receive Data Register + 0x0 + 8 + true + read-only + + 0x0 + + + UART_RX + Receive Data + Data received by the UART. + 0 + 8 + true + read-only + + 0 + 0 + + modify + false + + + + + false + + + + + + UART_TX + UART Transmit Data Register + UART Transmit Data Register + 0x4 + 8 + true + write-only + + 0x0 + + + UART_TX + Transmit Data + Data to be transmitted by the UART. + 0 + 8 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + UART_Status + UART Status Register + UART Status Register + 0x8 + 8 + true + read-only + + 0x0 + + + Rx_Valid_Data + Rx Valid Data + Indicates if the receive register has valid data: + 0 - Receive register is empty. + 1 - Receive register has valid data. + + 0 + 1 + true + read-only + + 0 + 0 + + false + + + Tx_Used + Tx Used + Indicates if the transmit register is in use: + 0 - Transmit register is not in use. + 1 - Transmit register is in use. + + 3 + 1 + true + read-only + + 0 + 0 + + false + + + Overrun_Error + Overrun Error + Indicates that an overrun error has occurred: + 0 - No overrun has occurred. + 1 - An overrun has occurred. + + 5 + 1 + true + read-only + + 0 + 0 + + false + + + Frame_Error + Frame Error + Indicates that an frame error has occurred: + 0 - No frame error has occurred. + 1 - A frame error has occurred. + + 6 + 1 + true + read-only + + 0 + 0 + + false + + + Parity_Error + Parity Error + Indicates that a parity error has occurred: + 0 - No parity error has occurred. + 1 - A parity error occurred. + + 7 + 1 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_MODE + Interrupt Mode Register + Interrupt Mode Register + 0xC + 17 + true + write-only + + 0x0 + + + IRQ_Mode + IRQ Mode + Interrupt Mode. +For each bit: + W - When written with 1 the corresponding interrupt will use fast mode. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + true + + + + + + GPO_1 + General Purpose Output 1 Register + General Purpose Output 1 Register + 0x10 + 32 + true + write-only + + 0 + + + GPO + General Purpose Output + General Purpose Output. +For each bit: + W - Writes general purpose output value. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + GPO_2 + General Purpose Output 2 Register + General Purpose Output 2 Register + 0x14 + 32 + true + write-only + + 0 + + + GPO + General Purpose Output + General Purpose Output. +For each bit: + W - Writes general purpose output value. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + GPO_3 + General Purpose Output 3 Register + General Purpose Output 3 Register + 0x18 + 32 + true + write-only + + 0 + + + GPO + General Purpose Output + General Purpose Output. +For each bit: + W - Writes general purpose output value. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + GPO_4 + General Purpose Output 4 Register + General Purpose Output 4 Register + 0x1C + 32 + true + write-only + + 0 + + + GPO + General Purpose Output + General Purpose Output. +For each bit: + W - Writes general purpose output value. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + GPI_1 + General Purpose Input 1 Register + General Purpose Input 1 Register + 0x20 + 32 + true + read-only + + 0 + + + GPI + General Purpose Input + General Purpose Input. +For each bit: + R - Reads general purpose input value. + + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + GPI_2 + General Purpose Input 2 Register + General Purpose Input 2 Register + 0x24 + 32 + true + read-only + + 0 + + + CPI + General Purpose Input + General Purpose Input. +For each bit: + R - Reads general purpose input value. + + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + GPI_3 + General Purpose Input 3 Register + General Purpose Input 3 Register + 0x28 + 32 + true + read-only + + 0 + + + GPI + General Purpose Input + General Purpose Input. +For each bit: + R - Reads general purpose input value. + + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + GPI_4 + General Purpose Input 4 Register + General Purpose Input 4 Register + 0x2C + 32 + true + read-only + + 0 + + + GPI + General Purpose Input + General Purpose Input. +For each bit: + R - Reads general purpose input value. + + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_STATUS + Interrupt Status Register + Interrupt Status Register + 0x30 + 17 + true + read-only + + 0x0 + + + UART_ERR + UART Error + UART Error interrupt. + 0 + 1 + true + read-only + + 0 + 0 + + false + + + UART_TX + UART Transmitted Data + UART Transmitted Data interrupt. + 1 + 1 + true + read-only + + 0 + 0 + + false + + + UART_RX + UART Received Data + UART Received Data interrupt. + 2 + 1 + true + read-only + + 0 + 0 + + false + + + PIT_1 + PIT 1 + PIT 1 lapsed. + 3 + 1 + true + read-only + + 0 + 0 + + false + + + PIT_2 + PIT 2 + PIT 2 lapsed. + 4 + 1 + true + read-only + + 0 + 0 + + false + + + PIT_3 + PIT 3 + PIT 3 lapsed. + 5 + 1 + true + read-only + + 0 + 0 + + false + + + PIT_4 + PIT 4 + PIT 4 lapsed. + 6 + 1 + true + read-only + + 0 + 0 + + false + + + FIT_1 + FIT 1 + FIT 1 strobe. + 7 + 1 + true + read-only + + 0 + 0 + + false + + + FIT_2 + FIT 2 + FIT 2 strobe. + 8 + 1 + true + read-only + + 0 + 0 + + false + + + FIT_3 + FIT 3 + FIT 3 strobe. + 9 + 1 + true + read-only + + 0 + 0 + + false + + + FIT_4 + FIT 4 + FIT 4 strobe. + 10 + 1 + true + read-only + + 0 + 0 + + false + + + GPI_1 + GPI 1 + GPI 1 changed. + 11 + 1 + true + read-only + + 0 + 0 + + false + + + GPI_2 + GPI 2 + GPI 2 changed. + 12 + 1 + true + read-only + + 0 + 0 + + false + + + GPI_3 + GPI 3 + GPI 3 changed. + 13 + 1 + true + read-only + + 0 + 0 + + false + + + GPI_4 + GPI 4 + GPI 4 changed. + 14 + 1 + true + read-only + + 0 + 0 + + false + + + INTC_Interrupt + External interrupt input signal + Interrupt Status Register. +For each bit: + R - Reads active interrupt signal. + + 16 + 1 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_PENDING + Interrupt Pending Register + Interrupt Pending Register + 0x34 + 17 + true + read-only + + 0x0 + + + UART_ERR + UART Error + UART Error interrupt. + 0 + 1 + true + read-only + + 0 + 0 + + false + + + UART_TX + UART Transmitted Data + UART Transmitted Data interrupt. + 1 + 1 + true + read-only + + 0 + 0 + + false + + + UART_RX + UART Received Data + UART Received Data interrupt. + 2 + 1 + true + read-only + + 0 + 0 + + false + + + PIT_1 + PIT 1 + PIT 1 lapsed. + 3 + 1 + true + read-only + + 0 + 0 + + false + + + PIT_2 + PIT 2 + PIT 2 lapsed. + 4 + 1 + true + read-only + + 0 + 0 + + false + + + PIT_3 + PIT 3 + PIT 3 lapsed. + 5 + 1 + true + read-only + + 0 + 0 + + false + + + PIT_4 + PIT 4 + PIT 4 lapsed. + 6 + 1 + true + read-only + + 0 + 0 + + false + + + FIT_1 + FIT 1 + FIT 1 strobe. + 7 + 1 + true + read-only + + 0 + 0 + + false + + + FIT_2 + FIT 2 + FIT 2 strobe. + 8 + 1 + true + read-only + + 0 + 0 + + false + + + FIT_3 + FIT 3 + FIT 3 strobe. + 9 + 1 + true + read-only + + 0 + 0 + + false + + + FIT_4 + FIT 4 + FIT 4 strobe. + 10 + 1 + true + read-only + + 0 + 0 + + false + + + GPI_1 + GPI 1 + GPI 1 changed. + 11 + 1 + true + read-only + + 0 + 0 + + false + + + GPI_2 + GPI 2 + GPI 2 changed. + 12 + 1 + true + read-only + + 0 + 0 + + false + + + GPI_3 + GPI 3 + GPI 3 changed. + 13 + 1 + true + read-only + + 0 + 0 + + false + + + GPI_4 + GPI 4 + GPI 4 changed. + 14 + 1 + true + read-only + + 0 + 0 + + false + + + INTC_Interrupt + Enabled interrupt events that have occurred + Interrupt Pending. +For each bit: + R - Reads enabled interrupt event that has occurred. + + 16 + 1 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_ENABLE + Interrupt Enable Register + Interrupt Enable Register + 0x38 + 17 + true + write-only + + 0x0 + + + UART_ERR + UART Error + UART Error interrupt enabled. + 0 + 1 + true + write-only + + 0 + 0 + + false + + + UART_TX + UART Transmitted Data + UART Transmitted Data interrupt enabled. + 1 + 1 + true + write-only + + 0 + 0 + + false + + + UART_RX + UART Received Data + UART Received Data interrupt enabled. + 2 + 1 + true + write-only + + 0 + 0 + + false + + + PIT_1 + PIT 1 + PIT 1 interrupt enabled. + 3 + 1 + true + write-only + + 0 + 0 + + false + + + PIT_2 + PIT 2 + PIT 2 interrupt enabled. + 4 + 1 + true + write-only + + 0 + 0 + + false + + + PIT_3 + PIT 3 + PIT 3 interrupt enabled. + 5 + 1 + true + write-only + + 0 + 0 + + false + + + PIT_4 + PIT 4 + PIT 4 interrupt enabled. + 6 + 1 + true + write-only + + 0 + 0 + + false + + + FIT_1 + FIT 1 + FIT 1 interrupt enabled. + 7 + 1 + true + write-only + + 0 + 0 + + false + + + FIT_2 + FIT 2 + FIT 2 interrupt enabled. + 8 + 1 + true + write-only + + 0 + 0 + + false + + + FIT_3 + FIT 3 + FIT 3 interrupt enabled. + 9 + 1 + true + write-only + + 0 + 0 + + false + + + FIT_4 + FIT 4 + FIT 4 interrupt enabled. + 10 + 1 + true + write-only + + 0 + 0 + + false + + + GPI_1 + GPI 1 + GPI 1 interrupt enabled. + 11 + 1 + true + write-only + + 0 + 0 + + false + + + GPI_2 + GPI 2 + GPI 2 interrupt enabled. + 12 + 1 + true + write-only + + 0 + 0 + + false + + + GPI_3 + GPI 3 + GPI 3 interrupt enabled. + 13 + 1 + true + write-only + + 0 + 0 + + false + + + GPI_4 + GPI 4 + GPI 4 interrupt enabled. + 14 + 1 + true + write-only + + 0 + 0 + + false + + + INTC_Interrupt + Enable external interrupt input signals + Interrupt Enable. +For each bit: + W - Enable external interrupt input signal. + + 16 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_ACK + Interrupt Acknowledge Register + Interrupt Acknowledge Register + 0x3C + 17 + true + write-only + + 0x0 + + + IRQ_Acknowledge + IRQ Acknowledge + Interrupt Acknowledge. +For each bit: + W - When written with 1 clear bit in IRQ_STATUS and IRQ_PENDING. + + 0 + 17 + true + write-only + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + PIT1_PRELOAD + PIT 1 Preload Register + PIT 1 Preload Register + 0x40 + 32 + true + write-only + + 0x0 + + + PIT1_Preload + PIT1 Preload + Determines the initial value of the counter and the timer period. +The period is the value + 2. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT1_COUNTER + PIT 1 Counter Register + PIT 1 Counter Register + 0x44 + 32 + true + read-only + + 0x0 + + + PIT1_Counter + PIT1 Counter + Samples the current counter value. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + PIT1_CONTROL + PIT 1 Control Register + PIT 1 Control Register + 0x48 + 2 + true + write-only + + 0x0 + + + EN + Enable + Count Enable: + 0 - Counting Disabled. + 1 - Counting Enabled. + + 0 + 1 + true + write-only + + 0 + 0 + + false + + + PRELOAD + Preload + Counter preload: + 0 - Counter counts past zero and then stops. + 1 - Counter automatically reloaded with PIT1_PRELOAD. + + 1 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + UART_BAUD + UART Programmable Baud Rate + UART Programmable Baud Rate + 0x4C + 8 + true + write-only + + 0x0 + + + UART_BAUD + Baud Rate + Programmable UART Baud Rate. + 0 + 20 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT2_PRELOAD + PIT 2 Preload Register + PIT 2 Preload Register + 0x50 + 32 + true + write-only + + 0x0 + + + PIT2_Preload + PIT2 Preload + Determines the initial value of the counter and the timer period. +The period is the value + 2. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT2_COUNTER + PIT 2 Counter Register + PIT 2 Counter Register + 0x54 + 32 + true + read-only + + 0x0 + + + PIT2_Counter + PIT2 Counter + Samples the current counter value. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + PIT2_CONTROL + PIT 2 Control Register + PIT 2 Control Register + 0x58 + 2 + true + write-only + + 0x0 + + + EN + Enable + Count Enable: + 0 - Counting Disabled. + 1 - Counting Enabled. + + 0 + 1 + true + write-only + + 0 + 0 + + false + + + PRELOAD + Preload + Counter preload: + 0 - Counter counts past zero and then stops. + 1 - Counter automatically reloaded with PIT2_PRELOAD. + + 1 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT3_PRELOAD + PIT 3 Preload Register + PIT 3 Preload Register + 0x60 + 32 + true + write-only + + 0x0 + + + PIT3_Preload + PIT3 Preload + Determines the initial value of the counter and the timer period. +The period is the value + 2. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT3_COUNTER + PIT 3 Counter Register + PIT 3 Counter Register + 0x64 + 32 + true + read-only + + 0x0 + + + PIT3_Counter + PIT3 Counter + Samples the current counter value. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + PIT3_CONTROL + PIT 3 Control Register + PIT 3 Control Register + 0x68 + 2 + true + write-only + + 0x0 + + + EN + Enable + Count Enable: + 0 - Counting Disabled. + 1 - Counting Enabled. + + 0 + 1 + true + write-only + + 0 + 0 + + false + + + PRELOAD + Preload + Counter preload: + 0 - Counter counts past zero and then stops. + 1 - Counter automatically reloaded with PIT3_PRELOAD. + + 1 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT4_PRELOAD + PIT 4 Preload Register + PIT 4 Preload Register + 0x70 + 32 + true + write-only + + 0x0 + + + PIT4_Preload + PIT4 Preload + Determines the initial value of the counter and the timer period. +The period is the value + 2. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT4_COUNTER + PIT 4 Counter Register + PIT 4 Counter Register + 0x74 + 32 + true + read-only + + 0x0 + + + PIT4_Counter + PIT4 Counter + Samples the current counter value. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + PIT4_CONTROL + PIT 4 Control Register + PIT 4 Control Register + 0x78 + 2 + true + write-only + + 0x0 + + + EN + Enable + Count Enable: + 0 - Counting Disabled. + 1 - Counting Enabled. + + 0 + 1 + true + write-only + + 0 + 0 + + false + + + PRELOAD + Preload + Counter preload: + 0 - Counter counts past zero and then stops. + 1 - Counter automatically reloaded with PIT4_PRELOAD. + + 1 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_0 + Interrupt Vector Register 0 + Interrupt Vector Register 0 + 0x80 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 0 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_1 + Interrupt Vector Register 1 + Interrupt Vector Register 1 + 0x84 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 1 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_2 + Interrupt Vector Register 2 + Interrupt Vector Register 2 + 0x88 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 2 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_3 + Interrupt Vector Register 3 + Interrupt Vector Register 3 + 0x8C + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 3 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_4 + Interrupt Vector Register 4 + Interrupt Vector Register 4 + 0x90 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 4 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_5 + Interrupt Vector Register 5 + Interrupt Vector Register 5 + 0x94 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 5 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_6 + Interrupt Vector Register 6 + Interrupt Vector Register 6 + 0x98 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 6 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_7 + Interrupt Vector Register 7 + Interrupt Vector Register 7 + 0x9C + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 7 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_8 + Interrupt Vector Register 8 + Interrupt Vector Register 8 + 0xA0 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 8 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_9 + Interrupt Vector Register 9 + Interrupt Vector Register 9 + 0xA4 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 9 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_10 + Interrupt Vector Register 10 + Interrupt Vector Register 10 + 0xA8 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 10 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_11 + Interrupt Vector Register 11 + Interrupt Vector Register 11 + 0xAC + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 11 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_12 + Interrupt Vector Register 12 + Interrupt Vector Register 12 + 0xB0 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 12 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_13 + Interrupt Vector Register 13 + Interrupt Vector Register 13 + 0xB4 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 13 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_14 + Interrupt Vector Register 14 + Interrupt Vector Register 14 + 0xB8 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 14 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_16 + Interrupt Vector Register 16 + Interrupt Vector Register 16 + 0xC0 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 16 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_17 + Interrupt Vector Register 17 + Interrupt Vector Register 17 + 0xC4 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 17 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_18 + Interrupt Vector Register 18 + Interrupt Vector Register 18 + 0xC8 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 18 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_19 + Interrupt Vector Register 19 + Interrupt Vector Register 19 + 0xCC + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 19 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_20 + Interrupt Vector Register 20 + Interrupt Vector Register 20 + 0xD0 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 20 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_21 + Interrupt Vector Register 21 + Interrupt Vector Register 21 + 0xD4 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 21 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_22 + Interrupt Vector Register 22 + Interrupt Vector Register 22 + 0xD8 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 22 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_23 + Interrupt Vector Register 23 + Interrupt Vector Register 23 + 0xDC + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 23 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_24 + Interrupt Vector Register 24 + Interrupt Vector Register 24 + 0xE0 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 24 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_25 + Interrupt Vector Register 25 + Interrupt Vector Register 25 + 0xE4 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 25 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_26 + Interrupt Vector Register 26 + Interrupt Vector Register 26 + 0xE8 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 26 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_27 + Interrupt Vector Register 27 + Interrupt Vector Register 27 + 0xEC + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 27 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_28 + Interrupt Vector Register 28 + Interrupt Vector Register 28 + 0xF0 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 28 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_29 + Interrupt Vector Register 29 + Interrupt Vector Register 29 + 0xF4 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 29 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_30 + Interrupt Vector Register 30 + Interrupt Vector Register 30 + 0xF8 + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 30 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_VECTOR_31 + Interrupt Vector Register 31 + Interrupt Vector Register 31 + 0xFC + 17 + true + write-only + + 0x0000000010 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 31 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_0 + Interrupt Vector Address Register 0 + Interrupt Vector Address Register 0 + 0x100 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 0 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_1 + Interrupt Vector Address Register 1 + Interrupt Vector Address Register 1 + 0x108 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 1 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_2 + Interrupt Vector Address Register 2 + Interrupt Vector Address Register 2 + 0x110 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 2 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_3 + Interrupt Vector Address Register 3 + Interrupt Vector Address Register 3 + 0x118 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 3 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_4 + Interrupt Vector Address Register 4 + Interrupt Vector Address Register 4 + 0x120 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 4 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_5 + Interrupt Vector Address Register 5 + Interrupt Vector Address Register 5 + 0x128 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 5 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_6 + Interrupt Vector Address Register 6 + Interrupt Vector Address Register 6 + 0x130 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 6 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_7 + Interrupt Vector Address Register 7 + Interrupt Vector Address Register 7 + 0x138 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 7 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_8 + Interrupt Vector Address Register 8 + Interrupt Vector Address Register 8 + 0x140 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 8 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_9 + Interrupt Vector Address Register 9 + Interrupt Vector Address Register 9 + 0x148 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 9 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_10 + Interrupt Vector Address Register 10 + Interrupt Vector Address Register 10 + 0x150 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 10 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_11 + Interrupt Vector Address Register 11 + Interrupt Vector Address Register 11 + 0x158 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 11 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_12 + Interrupt Vector Address Register 12 + Interrupt Vector Address Register 12 + 0x160 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 12 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_13 + Interrupt Vector Address Register 13 + Interrupt Vector Address Register 13 + 0x168 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 13 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_14 + Interrupt Vector Address Register 14 + Interrupt Vector Address Register 14 + 0x170 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 14 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_16 + Interrupt Vector Address Register 16 + Interrupt Vector Address Register 16 + 0x180 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 16 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_17 + Interrupt Vector Address Register 17 + Interrupt Vector Address Register 17 + 0x188 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 17 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_18 + Interrupt Vector Address Register 18 + Interrupt Vector Address Register 18 + 0x190 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 18 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_19 + Interrupt Vector Address Register 19 + Interrupt Vector Address Register 19 + 0x198 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 19 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_20 + Interrupt Vector Address Register 20 + Interrupt Vector Address Register 20 + 0x1A0 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 20 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_21 + Interrupt Vector Address Register 21 + Interrupt Vector Address Register 21 + 0x1A8 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 21 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_22 + Interrupt Vector Address Register 22 + Interrupt Vector Address Register 22 + 0x1B0 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 22 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_23 + Interrupt Vector Address Register 23 + Interrupt Vector Address Register 23 + 0x1B8 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 23 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_24 + Interrupt Vector Address Register 24 + Interrupt Vector Address Register 24 + 0x1C0 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 24 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_25 + Interrupt Vector Address Register 25 + Interrupt Vector Address Register 25 + 0x1C8 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 25 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_26 + Interrupt Vector Address Register 26 + Interrupt Vector Address Register 26 + 0x1D0 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 26 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_27 + Interrupt Vector Address Register 27 + Interrupt Vector Address Register 27 + 0x1D8 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 27 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_28 + Interrupt Vector Address Register 28 + Interrupt Vector Address Register 28 + 0x1E0 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 28 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_29 + Interrupt Vector Address Register 29 + Interrupt Vector Address Register 29 + 0x1E8 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 29 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_30 + Interrupt Vector Address Register 30 + Interrupt Vector Address Register 30 + 0x1F0 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 30 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ_EA_VECTOR_31 + Interrupt Vector Address Register 31 + Interrupt Vector Address Register 31 + 0x1F8 + 17 + true + write-only + + 0x0000000000000000 + + + IRQ_Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 31 with highest priority. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + + IO + 0 + 65536 + 32 + register + read-write + + + OFFSET_BASE_PARAM + C_IO_BASEADDR + + + OFFSET_HIGH_PARAM + C_IO_HIGHADDR + + + + + + true + + + + + + + + + + Clk + + in + + + std_logic + dummy_view + + + + + + Rst + + in + + + std_logic + dummy_view + + + + + + Config_Reset + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + TMR_Rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + TMR_Disable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + ToVote + + out + + 1023 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + FromAVote + + in + + 1023 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + FromBVote + + in + + 1023 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + IO_Addr_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + IO_Read_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + IO_Write_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + IO_Address + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + IO_Byte_Enable + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + IO_Write_Data + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + IO_Read_Data + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + IO_Ready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + UART_Rx + Serial Data In + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UART_Tx + Serial Data Out + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + UART_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT1_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT1_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT2_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT2_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT3_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT3_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT4_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT4_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT1_Enable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + PIT1_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT1_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT2_Enable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + PIT2_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT2_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT3_Enable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + PIT3_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT3_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT4_Enable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + PIT4_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT4_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + GPO1 + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + GPO2 + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + GPO3 + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + GPO4 + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + GPI1 + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + GPI1_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + GPI2 + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + GPI2_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + GPI3 + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + GPI3_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + GPI4 + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + GPI4_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + INTC_Interrupt + Interrupt Inputs + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + INTC_IRQ + Interrupt Request Output + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + INTC_Processor_Ack + Interrupt Acknowledgement Input + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + INTC_Interrupt_Address + Interrupt Vector Address Output + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + INTC_IRQ_OUT + Interrupt Request Output + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + + + C_FAMILY + virtexuplusHBM + + + C_FREQ + 100000000 + + + C_INSTANCE + iomodule + + + C_USE_CONFIG_RESET + 0 + + + C_AVOID_PRIMITIVES + 0 + + + C_TMR + 0 + + + C_USE_TMR_DISABLE + 0 + + + C_HIGHADDR + 0x000000008000FFFF + + + C_BASEADDR + 0x0000000080000000 + + + C_MASK + 0x00000000C0000000 + + + C_IO_HIGHADDR + 0x00000000FFFFFFFF + + + + true + + + + + + C_IO_BASEADDR + 0x00000000C0000000 + + + + true + + + + + + C_IO_MASK + 0x00000000C0000000 + + + + true + + + + + + C_LMB_AWIDTH + 32 + + + C_LMB_DWIDTH + 32 + + + C_LMB_PROTOCOL + 0 + + + C_USE_IO_BUS + 1 + + + C_USE_UART_RX + 0 + + + C_USE_UART_TX + 0 + + + C_UART_BAUDRATE + 9600 + + + + false + + + + + + C_UART_DATA_BITS + 8 + + + + false + + + + + + C_UART_USE_PARITY + 0 + + + + false + + + + + + C_UART_ODD_PARITY + 0 + + + + false + + + + + + C_UART_RX_INTERRUPT + 0 + + + + false + + + + + + C_UART_TX_INTERRUPT + 0 + + + + false + + + + + + C_UART_ERROR_INTERRUPT + 0 + + + + false + + + + + + C_UART_PROG_BAUDRATE + 0 + + + + false + + + + + + C_USE_FIT1 + 0 + + + C_FIT1_No_CLOCKS + 6216 + + + + false + + + + + + C_FIT1_INTERRUPT + 0 + + + + false + + + + + + C_USE_FIT2 + 0 + + + C_FIT2_No_CLOCKS + 6216 + + + + false + + + + + + C_FIT2_INTERRUPT + 0 + + + + false + + + + + + C_USE_FIT3 + 0 + + + C_FIT3_No_CLOCKS + 6216 + + + + false + + + + + + C_FIT3_INTERRUPT + 0 + + + + false + + + + + + C_USE_FIT4 + 0 + + + C_FIT4_No_CLOCKS + 6216 + + + + false + + + + + + C_FIT4_INTERRUPT + 0 + + + + false + + + + + + C_USE_PIT1 + 0 + + + C_PIT1_SIZE + 32 + + + + false + + + + + + C_PIT1_READABLE + 1 + + + + false + + + + + + C_PIT1_PRESCALER + 0 + + + + false + + + + + + C_PIT1_INTERRUPT + 0 + + + + false + + + + + + C_USE_PIT2 + 0 + + + C_PIT2_SIZE + 32 + + + + false + + + + + + C_PIT2_READABLE + 1 + + + + false + + + + + + C_PIT2_PRESCALER + 0 + + + + false + + + + + + C_PIT2_INTERRUPT + 0 + + + + false + + + + + + C_USE_PIT3 + 0 + + + C_PIT3_SIZE + 32 + + + + false + + + + + + C_PIT3_READABLE + 1 + + + + false + + + + + + C_PIT3_PRESCALER + 0 + + + + false + + + + + + C_PIT3_INTERRUPT + 0 + + + + false + + + + + + C_USE_PIT4 + 0 + + + C_PIT4_SIZE + 32 + + + + false + + + + + + C_PIT4_READABLE + 1 + + + + false + + + + + + C_PIT4_PRESCALER + 0 + + + + false + + + + + + C_PIT4_INTERRUPT + 0 + + + + false + + + + + + C_USE_GPO1 + 0 + + + C_GPO1_SIZE + 32 + + + + false + + + + + + C_GPO1_INIT + 0x00000000 + + + + false + + + + + + C_USE_GPO2 + 0 + + + C_GPO2_SIZE + 32 + + + + false + + + + + + C_GPO2_INIT + 0x00000000 + + + + false + + + + + + C_USE_GPO3 + 0 + + + C_GPO3_SIZE + 32 + + + + false + + + + + + C_GPO3_INIT + 0x00000000 + + + + false + + + + + + C_USE_GPO4 + 0 + + + C_GPO4_SIZE + 32 + + + + false + + + + + + C_GPO4_INIT + 0x00000000 + + + + false + + + + + + C_USE_GPI1 + 0 + + + C_GPI1_SIZE + 32 + + + + false + + + + + + C_GPI1_INTERRUPT + 0 + + + + false + + + + + + C_USE_GPI2 + 0 + + + C_GPI2_SIZE + 32 + + + + false + + + + + + C_GPI2_INTERRUPT + 0 + + + + false + + + + + + C_USE_GPI3 + 0 + + + C_GPI3_SIZE + 32 + + + + false + + + + + + C_GPI3_INTERRUPT + 0 + + + + false + + + + + + C_USE_GPI4 + 0 + + + C_GPI4_SIZE + 32 + + + + false + + + + + + C_GPI4_INTERRUPT + 0 + + + + false + + + + + + C_INTC_USE_EXT_INTR + 0 + + + C_INTC_INTR_SIZE + 1 + + + + false + + + + + + C_INTC_LEVEL_EDGE + 0x0000 + + + + false + + + + + + C_INTC_POSITIVE + 0xFFFF + + + + false + + + + + + C_INTC_HAS_FAST + 1 + + + C_INTC_ADDR_WIDTH + 17 + + + C_INTC_BASE_VECTORS + 0x0000000000000000 + + + C_INTC_ASYNC_INTR + 0xFFFF + + + C_INTC_NUM_SYNC_FF + 2 + + + + + + choice_list_6fc15197 + 32 + + + choice_list_ac75ef1e + Custom + + + choice_list_f585525a + 110 + 300 + 1200 + 2400 + 4800 + 9600 + 19200 + 38400 + 57600 + 115200 + 128000 + 230400 + 460800 + 921600 + + + choice_pairs_007f01e9 + 0 + 1 + 2 + 3 + 4 + 5 + 7 + 8 + 9 + + + choice_pairs_0873e75e + 0 + 1 + + + choice_pairs_4847022f + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 8 + 9 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_5f1e379e + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + 9 + + + choice_pairs_7ba91213 + 0 + 1 + 2 + 3 + + + choice_pairs_d4609148 + 0 + 1 + + + choice_pairs_f0f6eb36 + 0 + 1 + 2 + 3 + 4 + 6 + 7 + 8 + 9 + + + choice_pairs_ffa336e4 + 0 + 1 + + + LMB module which includes plenty of I/O peripherals + + + C_USE_CONFIG_RESET + 0 + + + C_AVOID_PRIMITIVES + 0 + + + C_TMR + Use Triple Modular Redundancy + 0 + + + C_USE_TMR_DISABLE + Activate TMR Disable Input + 0 + + + + false + + + + + + C_FREQ + 100000000 + + + C_INSTANCE + iomodule + + + C_INTC_BASE_VECTORS + MicroBlaze Relocatable Base Vector Value + 0x0000000000000000 + + + C_BASEADDR + I/O Module Register Base Address + 0x0000000080000000 + + + C_HIGHADDR + I/O Module Register High Address + 0x000000008000FFFF + + + C_MASK + I/O Module Register Address Decode Mask + 0x00000000C0000000 + + + C_USE_IO_BUS + Enable IO Bus + 1 + + + C_IO_BASEADDR + I/O Module IO Bus Base Address + 0x00000000C0000000 + + + + true + + + + + + C_IO_HIGHADDR + I/O Module IO Bus High Address + 0x00000000FFFFFFFF + + + + true + + + + + + C_IO_MASK + I/O Module IO Bus Address Decode Mask + 0x00000000C0000000 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_LMB_PROTOCOL + LMB Protocol + 0 + + + C_USE_UART_RX + Enable Receiver + 0 + + + C_USE_UART_TX + Enable Transmitter + 0 + + + C_UART_BAUDRATE + Define Baud Rate + 9600 + + + + false + + + + + + C_UART_PROG_BAUDRATE + Programmable Baud Rate + 0 + + + + false + + + + + + C_UART_DATA_BITS + Number of Data Bits + 8 + + + + false + + + + + + C_UART_USE_PARITY + Use Parity + 0 + + + + false + + + + + + C_UART_ODD_PARITY + Even or Odd Parity + 0 + + + + false + + + + + + C_UART_RX_INTERRUPT + Implement Receive Interrupt + 0 + + + + false + + + + + + C_UART_TX_INTERRUPT + Implement Transmit Interrupt + 0 + + + + false + + + + + + C_UART_ERROR_INTERRUPT + Implement Error Interrupt + 0 + + + + false + + + + + + C_USE_FIT1 + Use FIT + 0 + + + C_FIT1_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + true + + + + + + C_FIT1_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_FIT2 + Use FIT + 0 + + + C_FIT2_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + true + + + + + + C_FIT2_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_FIT3 + Use FIT + 0 + + + C_FIT3_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + true + + + + + + C_FIT3_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_FIT4 + Use FIT + 0 + + + C_FIT4_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + true + + + + + + C_FIT4_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_PIT1 + Use PIT + 0 + + + C_PIT1_SIZE + Number of Bits for Timer + 32 + + + + true + + + + + + C_PIT1_READABLE + Shall Counter Value Be Readable + 1 + + + + true + + + + + + C_PIT1_PRESCALER + Define Prescaler + 0 + + + + true + + + + + + C_PIT1_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_PIT2 + Use PIT + 0 + + + C_PIT2_SIZE + Number of Bits for Timer + 32 + + + + true + + + + + + C_PIT2_READABLE + Shall Counter Value Be Readable + 1 + + + + true + + + + + + C_PIT2_PRESCALER + Define Prescaler + 0 + + + + true + + + + + + C_PIT2_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_PIT3 + Use PIT + 0 + + + C_PIT3_SIZE + Number of Bits for Timer + 32 + + + + true + + + + + + C_PIT3_READABLE + Shall Counter Value Be Readable + 1 + + + + true + + + + + + C_PIT3_PRESCALER + Define Prescaler + 0 + + + + true + + + + + + C_PIT3_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_PIT4 + Use PIT + 0 + + + C_PIT4_SIZE + Number of Bits for Timer + 32 + + + + true + + + + + + C_PIT4_READABLE + Shall Counter Value Be Readable + 1 + + + + true + + + + + + C_PIT4_PRESCALER + Define Prescaler + 0 + + + + true + + + + + + C_PIT4_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_GPO1 + Use GPO + 0 + + + C_GPO1_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPO1_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + C_USE_GPO2 + Use GPO + 0 + + + C_GPO2_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPO2_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + C_USE_GPO3 + Use GPO + 0 + + + C_GPO3_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPO3_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + C_USE_GPO4 + Use GPO + 0 + + + C_GPO4_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPO4_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + C_USE_GPI1 + Use GPI + 0 + + + C_GPI1_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPI1_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + C_USE_GPI2 + Use GPI + 0 + + + C_GPI2_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPI2_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + C_USE_GPI3 + Use GPI + 0 + + + C_GPI3_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPI3_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + C_USE_GPI4 + Use GPI + 0 + + + C_GPI4_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPI4_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + C_INTC_HAS_FAST + Use Low-latency Interrupt Handling + 1 + + + C_INTC_USE_EXT_INTR + Use External Interrupts + 0 + + + C_INTC_USE_IRQ_OUT + Use Separate Interrupt Output + 1 + + + C_INTC_IRQ_CONNECTION + Interrupt Output Connection + 0 + + + + false + + + + + + C_INTC_INTR_SIZE + Number of External Inputs + 1 + + + + true + + + + + + C_INTC_LEVEL_EDGE + Level or Edge of External Interrupts + 0x0000 + + + + true + + + + + + C_INTC_POSITIVE + Positive or Negative External Interrupts + 0xFFFF + + + + true + + + + + + C_INTC_ADDR_WIDTH + Interrupt Address Width + Interrupt address width with Fast Mode Interrupt. + 17 + + + + true + + + + + + C_INTC_ASYNC_INTR + Interrupts asynchronous + The setting of each bit in this option indicates whether the incoming interrupt is treated as asynchronous or not. 0 = Synchronous, 1 = Asynchronous. + 0xFFFF + + + C_INTC_NUM_SYNC_FF + Number of synchronization flip-flops + Number of synchronization flip-flops used to synchronize asynchronous interupt inputs + 2 + + + Component_Name + bd_9f2c_iomodule_0_0 + + + USE_BOARD_FLOW + Generate Board based IO Constraints + false + + + GPIO1_BOARD_INTERFACE + Custom + + + GPIO2_BOARD_INTERFACE + Custom + + + GPIO3_BOARD_INTERFACE + Custom + + + GPIO4_BOARD_INTERFACE + Custom + + + UART_BOARD_INTERFACE + Custom + + + + + IOModule + 5 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2019.2 + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xci b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xci new file mode 100644 index 0000000..d10790d --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xci @@ -0,0 +1,145 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_ilmb_0 + + + bd_9f2c_Clk + 100000000 + 0 + 0.000 + 32 + 32 + STANDARD + READ_ONLY + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 0 + 1 + 32 + 32 + 2 + 0 + 1 + 32 + 32 + 2 + 0 + bd_9f2c_ilmb_0 + virtexuplusHBM + + + xcvu37p + fsvh2892 + VERILOG + + MIXED + -2 + + E + TRUE + TRUE + IP_Integrator + 10 + TRUE + . + + . + 2019.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xml b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xml new file mode 100644 index 0000000..ef898bc --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xml @@ -0,0 +1,3522 @@ + + + xilinx.com + customized_ip + bd_9f2c_ilmb_0 + 1.0 + + + LMB_Sl_0 + LMB_Sl_00 + Local Memory Bus Mirrored Slave interface 0 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 0 + 0 + + + + + + READDBUS + + + Sl_DBus + + 0 + 31 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 0 + 0 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 0 + 0 + + + + + + WAIT + + + Sl_Wait + + 0 + 0 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + true + + + + + + LMB_Sl_1 + LMB_Sl_01 + Local Memory Bus Mirrored Slave interface 1 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 1 + 1 + + + + + + READDBUS + + + Sl_DBus + + 32 + 63 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 1 + 1 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 1 + 1 + + + + + + WAIT + + + Sl_Wait + + 1 + 1 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + true + + + + + + LMB_Sl_2 + LMB_Sl_02 + Local Memory Bus Mirrored Slave interface 2 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 2 + 2 + + + + + + READDBUS + + + Sl_DBus + + 64 + 95 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 2 + 2 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 2 + 2 + + + + + + WAIT + + + Sl_Wait + + 2 + 2 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_3 + LMB_Sl_03 + Local Memory Bus Mirrored Slave interface 3 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 3 + 3 + + + + + + READDBUS + + + Sl_DBus + + 96 + 127 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 3 + 3 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 3 + 3 + + + + + + WAIT + + + Sl_Wait + + 3 + 3 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_4 + LMB_Sl_04 + Local Memory Bus Mirrored Slave interface 4 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 4 + 4 + + + + + + READDBUS + + + Sl_DBus + + 128 + 159 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 4 + 4 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 4 + 4 + + + + + + WAIT + + + Sl_Wait + + 4 + 4 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_5 + LMB_Sl_05 + Local Memory Bus Mirrored Slave interface 5 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 5 + 5 + + + + + + READDBUS + + + Sl_DBus + + 160 + 191 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 5 + 5 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 5 + 5 + + + + + + WAIT + + + Sl_Wait + + 5 + 5 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_6 + LMB_Sl_06 + Local Memory Bus Mirrored Slave interface 6 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 6 + 6 + + + + + + READDBUS + + + Sl_DBus + + 192 + 223 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 6 + 6 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 6 + 6 + + + + + + WAIT + + + Sl_Wait + + 6 + 6 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_7 + LMB_Sl_07 + Local Memory Bus Mirrored Slave interface 7 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 7 + 7 + + + + + + READDBUS + + + Sl_DBus + + 224 + 255 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 7 + 7 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 7 + 7 + + + + + + WAIT + + + Sl_Wait + + 7 + 7 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_8 + LMB_Sl_08 + Local Memory Bus Mirrored Slave interface 8 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 8 + 8 + + + + + + READDBUS + + + Sl_DBus + + 256 + 287 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 8 + 8 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 8 + 8 + + + + + + WAIT + + + Sl_Wait + + 8 + 8 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_9 + LMB_Sl_09 + Local Memory Bus Mirrored Slave interface 9 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 9 + 9 + + + + + + READDBUS + + + Sl_DBus + + 288 + 319 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 9 + 9 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 9 + 9 + + + + + + WAIT + + + Sl_Wait + + 9 + 9 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_10 + LMB_Sl_10 + Local Memory Bus Mirrored Slave interface 10 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 10 + 10 + + + + + + READDBUS + + + Sl_DBus + + 320 + 351 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 10 + 10 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 10 + 10 + + + + + + WAIT + + + Sl_Wait + + 10 + 10 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_11 + LMB_Sl_11 + Local Memory Bus Mirrored Slave interface 11 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 11 + 11 + + + + + + READDBUS + + + Sl_DBus + + 352 + 383 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 11 + 11 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 11 + 11 + + + + + + WAIT + + + Sl_Wait + + 11 + 11 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_12 + LMB_Sl_12 + Local Memory Bus Mirrored Slave interface 12 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 12 + 12 + + + + + + READDBUS + + + Sl_DBus + + 384 + 415 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 12 + 12 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 12 + 12 + + + + + + WAIT + + + Sl_Wait + + 12 + 12 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_13 + LMB_Sl_13 + Local Memory Bus Mirrored Slave interface 13 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 13 + 13 + + + + + + READDBUS + + + Sl_DBus + + 416 + 447 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 13 + 13 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 13 + 13 + + + + + + WAIT + + + Sl_Wait + + 13 + 13 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_14 + LMB_Sl_14 + Local Memory Bus Mirrored Slave interface 14 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 14 + 14 + + + + + + READDBUS + + + Sl_DBus + + 448 + 479 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 14 + 14 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 14 + 14 + + + + + + WAIT + + + Sl_Wait + + 14 + 14 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_15 + LMB_Sl_15 + Local Memory Bus Mirrored Slave interface 15 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 15 + 15 + + + + + + READDBUS + + + Sl_DBus + + 480 + 511 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 15 + 15 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 15 + 15 + + + + + + WAIT + + + Sl_Wait + + 15 + 15 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_M + LMB_M + Local Memory Bus Mirrored Master interface + + + + + + + ABUS + + + M_ABus + + + + + ADDRSTROBE + + + M_AddrStrobe + + + + + BE + + + M_BE + + + + + CE + + + LMB_CE + + + + + READDBUS + + + LMB_ReadDBus + + + + + READSTROBE + + + M_ReadStrobe + + + + + READY + + + LMB_Ready + + + + + RST + + + LMB_Rst + + + + + UE + + + LMB_UE + + + + + WAIT + + + LMB_Wait + + + + + WRITEDBUS + + + M_DBus + + + + + WRITESTROBE + + + M_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_ONLY + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + LMB_Sl_0:LMB_Sl_1:LMB_Sl_2:LMB_Sl_3:LMB_Sl_4:LMB_Sl_5:LMB_Sl_6:LMB_Sl_7:LMB_Sl_8:LMB_Sl_9:LMB_Sl_10:LMB_Sl_11:LMB_Sl_12:LMB_Sl_13:LMB_Sl_14:LMB_Sl_15:LMB_M + + + ASSOCIATED_RESET + SYS_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + bd_9f2c_Clk + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + RST.SYS_Rst + SYS_Rst + Reset + + + + + + + RST + + + SYS_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + + LMB_Channel + LMB_M + LMB_Sl_0 + LMB_Sl_1 + LMB_Sl_2 + LMB_Sl_3 + LMB_Sl_4 + LMB_Sl_5 + LMB_Sl_6 + LMB_Sl_7 + LMB_Sl_8 + LMB_Sl_9 + LMB_Sl_10 + LMB_Sl_11 + LMB_Sl_12 + LMB_Sl_13 + LMB_Sl_14 + LMB_Sl_15 + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + + + SYS_Rst + + in + + + std_logic + dummy_view + + + + + + LMB_Rst + + out + + + std_logic + dummy_view + + + + + + M_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + M_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + M_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + M_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + M_DBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + M_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + in + + 0 + 63 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + + + Sl_Wait + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_UE + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_CE + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_ABus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_ReadStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_AddrStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_ReadDBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_Ready + + out + + + std_logic + dummy_view + + + + + + LMB_Wait + + out + + + std_logic + dummy_view + + + + + + LMB_UE + + out + + + std_logic + dummy_view + + + + + + LMB_CE + + out + + + std_logic + dummy_view + + + + + + LMB_BE + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + + + C_LMB_NUM_SLAVES + LMB Number of Slaves + 2 + + + C_LMB_DWIDTH + C Lmb Dwidth + 32 + + + C_LMB_AWIDTH + C Lmb Awidth + 32 + + + C_LMB_PROTOCOL + LMB Protocol + 0 + + + C_EXT_RESET_HIGH + C Ext Reset High + 1 + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_0873e75e + 0 + 1 + + + choice_pairs_4873554b + 0 + 1 + + + The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM + + + C_LMB_DWIDTH + C Lmb Dwidth + 32 + + + + true + + + + + + C_LMB_AWIDTH + C Lmb Awidth + 32 + + + + true + + + + + + C_LMB_PROTOCOL + LMB Protocol + 0 + + + C_EXT_RESET_HIGH + C Ext Reset High + 1 + + + + true + + + + + + C_LMB_NUM_SLAVES + LMB Number of Slaves + 2 + + + + true + + + + + + Component_Name + bd_9f2c_ilmb_0 + + + + + Local Memory Bus (LMB) 1.0 + 10 + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2019.2 + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xci b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xci new file mode 100644 index 0000000..76e78fc --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xci @@ -0,0 +1,149 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_dlmb_0 + + + bd_9f2c_Clk + 100000000 + 0 + 0.000 + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 0 + 1 + 32 + 32 + 3 + 0 + 1 + 32 + 32 + 3 + 0 + bd_9f2c_dlmb_0 + virtexuplusHBM + + + xcvu37p + fsvh2892 + VERILOG + + MIXED + -2 + + E + TRUE + TRUE + IP_Integrator + 10 + TRUE + . + + . + 2019.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xml b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xml new file mode 100644 index 0000000..ef4456e --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xml @@ -0,0 +1,3526 @@ + + + xilinx.com + customized_ip + bd_9f2c_dlmb_0 + 1.0 + + + LMB_Sl_0 + LMB_Sl_00 + Local Memory Bus Mirrored Slave interface 0 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 0 + 0 + + + + + + READDBUS + + + Sl_DBus + + 0 + 31 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 0 + 0 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 0 + 0 + + + + + + WAIT + + + Sl_Wait + + 0 + 0 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + true + + + + + + LMB_Sl_1 + LMB_Sl_01 + Local Memory Bus Mirrored Slave interface 1 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 1 + 1 + + + + + + READDBUS + + + Sl_DBus + + 32 + 63 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 1 + 1 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 1 + 1 + + + + + + WAIT + + + Sl_Wait + + 1 + 1 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + true + + + + + + LMB_Sl_2 + LMB_Sl_02 + Local Memory Bus Mirrored Slave interface 2 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 2 + 2 + + + + + + READDBUS + + + Sl_DBus + + 64 + 95 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 2 + 2 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 2 + 2 + + + + + + WAIT + + + Sl_Wait + + 2 + 2 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + true + + + + + + LMB_Sl_3 + LMB_Sl_03 + Local Memory Bus Mirrored Slave interface 3 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 3 + 3 + + + + + + READDBUS + + + Sl_DBus + + 96 + 127 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 3 + 3 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 3 + 3 + + + + + + WAIT + + + Sl_Wait + + 3 + 3 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_4 + LMB_Sl_04 + Local Memory Bus Mirrored Slave interface 4 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 4 + 4 + + + + + + READDBUS + + + Sl_DBus + + 128 + 159 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 4 + 4 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 4 + 4 + + + + + + WAIT + + + Sl_Wait + + 4 + 4 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_5 + LMB_Sl_05 + Local Memory Bus Mirrored Slave interface 5 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 5 + 5 + + + + + + READDBUS + + + Sl_DBus + + 160 + 191 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 5 + 5 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 5 + 5 + + + + + + WAIT + + + Sl_Wait + + 5 + 5 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_6 + LMB_Sl_06 + Local Memory Bus Mirrored Slave interface 6 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 6 + 6 + + + + + + READDBUS + + + Sl_DBus + + 192 + 223 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 6 + 6 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 6 + 6 + + + + + + WAIT + + + Sl_Wait + + 6 + 6 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_7 + LMB_Sl_07 + Local Memory Bus Mirrored Slave interface 7 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 7 + 7 + + + + + + READDBUS + + + Sl_DBus + + 224 + 255 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 7 + 7 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 7 + 7 + + + + + + WAIT + + + Sl_Wait + + 7 + 7 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_8 + LMB_Sl_08 + Local Memory Bus Mirrored Slave interface 8 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 8 + 8 + + + + + + READDBUS + + + Sl_DBus + + 256 + 287 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 8 + 8 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 8 + 8 + + + + + + WAIT + + + Sl_Wait + + 8 + 8 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_9 + LMB_Sl_09 + Local Memory Bus Mirrored Slave interface 9 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 9 + 9 + + + + + + READDBUS + + + Sl_DBus + + 288 + 319 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 9 + 9 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 9 + 9 + + + + + + WAIT + + + Sl_Wait + + 9 + 9 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_10 + LMB_Sl_10 + Local Memory Bus Mirrored Slave interface 10 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 10 + 10 + + + + + + READDBUS + + + Sl_DBus + + 320 + 351 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 10 + 10 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 10 + 10 + + + + + + WAIT + + + Sl_Wait + + 10 + 10 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_11 + LMB_Sl_11 + Local Memory Bus Mirrored Slave interface 11 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 11 + 11 + + + + + + READDBUS + + + Sl_DBus + + 352 + 383 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 11 + 11 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 11 + 11 + + + + + + WAIT + + + Sl_Wait + + 11 + 11 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_12 + LMB_Sl_12 + Local Memory Bus Mirrored Slave interface 12 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 12 + 12 + + + + + + READDBUS + + + Sl_DBus + + 384 + 415 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 12 + 12 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 12 + 12 + + + + + + WAIT + + + Sl_Wait + + 12 + 12 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_13 + LMB_Sl_13 + Local Memory Bus Mirrored Slave interface 13 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 13 + 13 + + + + + + READDBUS + + + Sl_DBus + + 416 + 447 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 13 + 13 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 13 + 13 + + + + + + WAIT + + + Sl_Wait + + 13 + 13 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_14 + LMB_Sl_14 + Local Memory Bus Mirrored Slave interface 14 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 14 + 14 + + + + + + READDBUS + + + Sl_DBus + + 448 + 479 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 14 + 14 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 14 + 14 + + + + + + WAIT + + + Sl_Wait + + 14 + 14 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_Sl_15 + LMB_Sl_15 + Local Memory Bus Mirrored Slave interface 15 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 15 + 15 + + + + + + READDBUS + + + Sl_DBus + + 480 + 511 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 15 + 15 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 15 + 15 + + + + + + WAIT + + + Sl_Wait + + 15 + 15 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + LMB_M + LMB_M + Local Memory Bus Mirrored Master interface + + + + + + + ABUS + + + M_ABus + + + + + ADDRSTROBE + + + M_AddrStrobe + + + + + BE + + + M_BE + + + + + CE + + + LMB_CE + + + + + READDBUS + + + LMB_ReadDBus + + + + + READSTROBE + + + M_ReadStrobe + + + + + READY + + + LMB_Ready + + + + + RST + + + LMB_Rst + + + + + UE + + + LMB_UE + + + + + WAIT + + + LMB_Wait + + + + + WRITEDBUS + + + M_DBus + + + + + WRITESTROBE + + + M_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + LMB_Sl_0:LMB_Sl_1:LMB_Sl_2:LMB_Sl_3:LMB_Sl_4:LMB_Sl_5:LMB_Sl_6:LMB_Sl_7:LMB_Sl_8:LMB_Sl_9:LMB_Sl_10:LMB_Sl_11:LMB_Sl_12:LMB_Sl_13:LMB_Sl_14:LMB_Sl_15:LMB_M + + + ASSOCIATED_RESET + SYS_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + bd_9f2c_Clk + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + RST.SYS_Rst + SYS_Rst + Reset + + + + + + + RST + + + SYS_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + + LMB_Channel + LMB_M + LMB_Sl_0 + LMB_Sl_1 + LMB_Sl_2 + LMB_Sl_3 + LMB_Sl_4 + LMB_Sl_5 + LMB_Sl_6 + LMB_Sl_7 + LMB_Sl_8 + LMB_Sl_9 + LMB_Sl_10 + LMB_Sl_11 + LMB_Sl_12 + LMB_Sl_13 + LMB_Sl_14 + LMB_Sl_15 + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + + + SYS_Rst + + in + + + std_logic + dummy_view + + + + + + LMB_Rst + + out + + + std_logic + dummy_view + + + + + + M_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + M_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + M_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + M_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + M_DBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + M_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + in + + 0 + 95 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + in + + 0 + 2 + + + + std_logic_vector + dummy_view + + + + + + Sl_Wait + + in + + 0 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_UE + + in + + 0 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_CE + + in + + 0 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_ABus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_ReadStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_AddrStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_ReadDBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_Ready + + out + + + std_logic + dummy_view + + + + + + LMB_Wait + + out + + + std_logic + dummy_view + + + + + + LMB_UE + + out + + + std_logic + dummy_view + + + + + + LMB_CE + + out + + + std_logic + dummy_view + + + + + + LMB_BE + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + + + C_LMB_NUM_SLAVES + LMB Number of Slaves + 3 + + + C_LMB_DWIDTH + C Lmb Dwidth + 32 + + + C_LMB_AWIDTH + C Lmb Awidth + 32 + + + C_LMB_PROTOCOL + LMB Protocol + 0 + + + C_EXT_RESET_HIGH + C Ext Reset High + 1 + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_0873e75e + 0 + 1 + + + choice_pairs_4873554b + 0 + 1 + + + The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM + + + C_LMB_DWIDTH + C Lmb Dwidth + 32 + + + + true + + + + + + C_LMB_AWIDTH + C Lmb Awidth + 32 + + + + true + + + + + + C_LMB_PROTOCOL + LMB Protocol + 0 + + + C_EXT_RESET_HIGH + C Ext Reset High + 1 + + + + true + + + + + + C_LMB_NUM_SLAVES + LMB Number of Slaves + 3 + + + + true + + + + + + Component_Name + bd_9f2c_dlmb_0 + + + + + Local Memory Bus (LMB) 1.0 + 10 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2019.2 + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xci b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xci new file mode 100644 index 0000000..d8e0f33 --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xci @@ -0,0 +1,175 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_dlmb_cntlr_0 + + + NONE + 65536 + 32 + 1 + + bd_9f2c_Clk + 100000000 + 0 + 0.000 + + 100000000 + 0 + 0.000 + 1 + 0 + 0 + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 0x0000000000000000 + 32 + 0 + 0 + 0 + 0 + 1 + 0 + virtexuplusHBM + 0 + 0x000000000000FFFF + 0 + 32 + 32 + 0 + 0x00000000C0010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 32 + 32 + 0 + 2 + 0x0000000000000000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0x000000000000FFFF + 0 + 32 + 32 + 0 + 0x00000000C0010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 100000000 + 32 + 32 + AXI4LITE + 0 + 2 + bd_9f2c_dlmb_cntlr_0 + virtexuplusHBM + + + xcvu37p + fsvh2892 + VERILOG + + MIXED + -2 + + E + TRUE + TRUE + IP_Integrator + 17 + TRUE + . + + . + 2019.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xml b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xml new file mode 100644 index 0000000..af180fb --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xml @@ -0,0 +1,3992 @@ + + + xilinx.com + customized_ip + bd_9f2c_dlmb_cntlr_0 + 1.0 + + + INTERRUPT.INTERRUPT + Interrupt + Interrupt output + + + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + SUGGESTED_PRIORITY + HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + SLMB + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + SLMB1 + SLMB1 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB1_ABus + + + + + ADDRSTROBE + + + LMB1_AddrStrobe + + + + + BE + + + LMB1_BE + + + + + CE + + + Sl1_CE + + + + + READDBUS + + + Sl1_DBus + + + + + READSTROBE + + + LMB1_ReadStrobe + + + + + READY + + + Sl1_Ready + + + + + UE + + + Sl1_UE + + + + + WAIT + + + Sl1_Wait + + + + + WRITEDBUS + + + LMB1_WriteDBus + + + + + WRITESTROBE + + + LMB1_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + SLMB2 + SLMB2 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB2_ABus + + + + + ADDRSTROBE + + + LMB2_AddrStrobe + + + + + BE + + + LMB2_BE + + + + + CE + + + Sl2_CE + + + + + READDBUS + + + Sl2_DBus + + + + + READSTROBE + + + LMB2_ReadStrobe + + + + + READY + + + Sl2_Ready + + + + + UE + + + Sl2_UE + + + + + WAIT + + + Sl2_Wait + + + + + WRITEDBUS + + + LMB2_WriteDBus + + + + + WRITESTROBE + + + LMB2_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + SLMB3 + SLMB3 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB3_ABus + + + + + ADDRSTROBE + + + LMB3_AddrStrobe + + + + + BE + + + LMB3_BE + + + + + CE + + + Sl3_CE + + + + + READDBUS + + + Sl3_DBus + + + + + READSTROBE + + + LMB3_ReadStrobe + + + + + READY + + + Sl3_Ready + + + + + UE + + + Sl3_UE + + + + + WAIT + + + Sl3_Wait + + + + + WRITEDBUS + + + LMB3_WriteDBus + + + + + WRITESTROBE + + + LMB3_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + BRAM_PORT + BRAM_PORT + Data Processor Local Bus + + + + + + + ADDR + + + BRAM_Addr_A + + + + + CLK + + + BRAM_Clk_A + + + + + DIN + + + BRAM_Dout_A + + + + + DOUT + + + BRAM_Din_A + + + + + EN + + + BRAM_EN_A + + + + + RST + + + BRAM_Rst_A + + + + + WE + + + BRAM_WEN_A + + + + + + MEM_SIZE + 65536 + + + MASTER_TYPE + BRAM_CTRL + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + READ_LATENCY + 1 + + + none + + + + + + + S_AXI_CTRL + S_AXI_CTRL + Slave AXI4Lite Control + + + + + + + + + ARADDR + + + S_AXI_CTRL_ARADDR + + + + + ARREADY + + + S_AXI_CTRL_ARREADY + + + + + ARVALID + + + S_AXI_CTRL_ARVALID + + + + + AWADDR + + + S_AXI_CTRL_AWADDR + + + + + AWREADY + + + S_AXI_CTRL_AWREADY + + + + + AWVALID + + + S_AXI_CTRL_AWVALID + + + + + BREADY + + + S_AXI_CTRL_BREADY + + + + + BRESP + + + S_AXI_CTRL_BRESP + + + + + BVALID + + + S_AXI_CTRL_BVALID + + + + + RDATA + + + S_AXI_CTRL_RDATA + + + + + RREADY + + + S_AXI_CTRL_RREADY + + + + + RRESP + + + S_AXI_CTRL_RRESP + + + + + RVALID + + + S_AXI_CTRL_RVALID + + + + + WDATA + + + S_AXI_CTRL_WDATA + + + + + WREADY + + + S_AXI_CTRL_WREADY + + + + + WSTRB + + + S_AXI_CTRL_WSTRB + + + + + WVALID + + + S_AXI_CTRL_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + SLMB:SLMB1:SLMB2:SLMB3 + + + ASSOCIATED_RESET + LMB_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + bd_9f2c_Clk + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + RST.LMB_Rst + Reset + Reset + + + + + + + RST + + + LMB_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + CLK.S_AXI_CTRL_ACLK + S_AXI_CTRL_ACLK + Slave AXI4Lite Control Clock Input + + + + + + + CLK + + + S_AXI_CTRL_ACLK + + + + + + ASSOCIATED_BUSIF + S_AXI_CTRL + + + ASSOCIATED_RESET + S_AXI_CTRL_ARESETN + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + RST.S_AXI_CTRL_ARESETN + S_AXI_CTRL_ARESETN + Slave AXI4Lite Control Reset Input + + + + + + + RST + + + S_AXI_CTRL_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + + SLMB + SLMB memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB1 + SLMB1 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB2 + SLMB2 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB3 + SLMB3 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + S_AXI_CTRL + S_AXI_CTRL memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + ECC_Status + ECC Status Register + ECC Status Register + 0x0 + 2 + true + read-write + + 0x0 + + + UE_Status + UE Status + Indicates if an uncorrectable error has occurred: + 0 - No uncorrectable error occurred. + 1 - Uncorrectable error occurred, cleared when 1 is written. + + 0 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + CE_Status + CE Status + Indicates if a correctable error has occurred: + 0 - No correctable error occurred. + 1 - Correctable error occurred, cleared when 1 is written. + + 1 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + ECC_EN_IRQ + ECC Interrupt Enable Register + ECC Interrupt Enable Register + 0x4 + 2 + true + read-write + + 0x0 + + + UE_EN_IRQ + UE Enable Interrupt + Determines effect of ECC Status Register UE bit: + 0 - UE bit is not propagated to interrupt signal. + 1 - UE bit is propagated to interrupt signal. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + CE_EN_IRQ + CE Enable Interrupt + Determines effect of ECC Status Register CE bit: + 0 - CE bit is not propagated to interrupt signal. + 1 - CE bit is propagated to interrupt signal. + + 1 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + ECC_ONOFF + ECC On/Off Register + ECC On/Off Register + 0x8 + 1 + true + read-write + + 1 + + + ON_OFF + On/Off + Determines if ECC checking is enabled: + 0 - ECC checking is disabled. + 1 - ECC checking is enabled. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE_CNT + Correctable Error Counter Register + Correctable Error Counter Register + 0xC + 1 + true + read-write + + 0 + + + CE_CNT + Correctable Error Count + Holds number of correctable errors encountered. + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE_FFD + Correctable Error First Failing Data Register + Correctable Error First Failing Data Register + 0x100 + 32 + true + read-only + + 0 + + + CE_FFD + Correctable Error First Failing Data + Data of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE_FFE + Correctable Error First Failing ECC Register + Correctable Error First Failing ECC Register + 0x180 + 7 + true + read-only + + 0 + + + CE_FFE + Correctable Error First Failing ECC + ECC of the first occurrence of a correctable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE_FFA + Correctable Error First Failing Address Register + Correctable Error First Failing Address Register + 0x1C0 + 32 + true + read-only + + 0 + + + CE_FFA + Correctable Error First Failing Address + Address of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE_FFD + Uncorrectable Error First Failing Data Register + Uncorrectable Error First Failing Data Register + 0x200 + 32 + true + read-only + + 0 + + + UE_FFD + Uncorrectable Error First Failing Data + Data of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE_FFE + Uncorrectable Error First Failing ECC Register + Uncorrectable Error First Failing ECC Register + 0x280 + 7 + true + read-only + + 0 + + + UE_FFE + Uncorrectable Error First Failing ECC + ECC of the first occurrence of an uncorrectable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE_FFA + Uncorrectable Error First Failing Address Register + Uncorrectable Error First Failing Address Register + 0x2C0 + 32 + true + read-only + + 0 + + + UE_FFA + Uncorrectable Error First Failing Address + Address of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + FI_D + Fault Inject Data Register + Fault Inject Data Register + 0x300 + 32 + true + write-only + + 0 + + + FI_D + Fault Inject Data + Bits set to 1 toggle the bits of next data word written. + 0 + 32 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + FI_ECC + Fault Inject ECC Register + Fault Inject ECC Register + 0x380 + 7 + true + write-only + + 0 + + + FI_ECC + Fault Inject ECC + Bits set to 1 toggle the bits of next ECC written. + 0 + 7 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_Rst + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + LMB1_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl1_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl1_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB2_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl2_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl2_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB3_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl3_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl3_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + BRAM_Rst_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Clk_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Addr_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_EN_A + + out + + + std_logic + dummy_view + + + + + + BRAM_WEN_A + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Dout_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Din_A + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + S_AXI_CTRL_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WSTRB + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplusHBM + + + C_HIGHADDR + LMB BRAM High Address + 0x000000000000FFFF + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000000000 + + + C_NUM_LMB + Number of LMB Ports + 1 + + + C_MASK + SLMB Address Decode Mask + 0x00000000C0010000 + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_LMB_PROTOCOL + LMB Protocol + 0 + + + C_ECC + Error Correction Code + 0 + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_BRAM_AWIDTH + BRAM Address Bus Width + 32 + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + false + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + false + + + + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_0873e75e + 0 + 1 + + + choice_pairs_449ac0d2 + 0 + 1 + 2 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_8d6e70ff + 0 + 2 + + + Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000000000 + + + + true + + + + + + C_HIGHADDR + LMB BRAM High Address + 0x000000000000FFFF + + + + true + + + + + + C_MASK + SLMB Address Decode Mask + 0x00000000C0010000 + + + + true + + + + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_NUM_LMB + Number of LMB Ports + 1 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + + true + + + + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + + true + + + + + + C_LMB_PROTOCOL + LMB Protocol + 0 + + + C_ECC + Error Correction Code + 0 + + + + true + + + + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_S_AXI_CTRL_ACLK_FREQ_HZ + S_AXI_CTRL Clock Frequency + 100000000 + + + + false + + + + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_PROTOCOL + S_AXI_CTRL Protocol + AXI4LITE + + + + false + + + + + + Component_Name + bd_9f2c_dlmb_cntlr_0 + + + + + LMB BRAM Controller + 17 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2019.2 + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xci b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xci new file mode 100644 index 0000000..51b88ba --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xci @@ -0,0 +1,175 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_ilmb_cntlr_0 + + + NONE + 65536 + 32 + 1 + + bd_9f2c_Clk + 100000000 + 0 + 0.000 + + 100000000 + 0 + 0.000 + 1 + 0 + 0 + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 0x0000000000000000 + 32 + 0 + 0 + 0 + 0 + 1 + 0 + virtexuplusHBM + 0 + 0x000000000000FFFF + 0 + 32 + 32 + 0 + 0x0000000080010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 32 + 32 + 0 + 2 + 0x0000000000000000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0x000000000000FFFF + 0 + 32 + 32 + 0 + 0x0000000080010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 100000000 + 32 + 32 + AXI4LITE + 0 + 2 + bd_9f2c_ilmb_cntlr_0 + virtexuplusHBM + + + xcvu37p + fsvh2892 + VERILOG + + MIXED + -2 + + E + TRUE + TRUE + IP_Integrator + 17 + TRUE + . + + . + 2019.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xml b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xml new file mode 100644 index 0000000..a0caeb9 --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xml @@ -0,0 +1,3992 @@ + + + xilinx.com + customized_ip + bd_9f2c_ilmb_cntlr_0 + 1.0 + + + INTERRUPT.INTERRUPT + Interrupt + Interrupt output + + + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + SUGGESTED_PRIORITY + HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + SLMB + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + SLMB1 + SLMB1 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB1_ABus + + + + + ADDRSTROBE + + + LMB1_AddrStrobe + + + + + BE + + + LMB1_BE + + + + + CE + + + Sl1_CE + + + + + READDBUS + + + Sl1_DBus + + + + + READSTROBE + + + LMB1_ReadStrobe + + + + + READY + + + Sl1_Ready + + + + + UE + + + Sl1_UE + + + + + WAIT + + + Sl1_Wait + + + + + WRITEDBUS + + + LMB1_WriteDBus + + + + + WRITESTROBE + + + LMB1_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + SLMB2 + SLMB2 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB2_ABus + + + + + ADDRSTROBE + + + LMB2_AddrStrobe + + + + + BE + + + LMB2_BE + + + + + CE + + + Sl2_CE + + + + + READDBUS + + + Sl2_DBus + + + + + READSTROBE + + + LMB2_ReadStrobe + + + + + READY + + + Sl2_Ready + + + + + UE + + + Sl2_UE + + + + + WAIT + + + Sl2_Wait + + + + + WRITEDBUS + + + LMB2_WriteDBus + + + + + WRITESTROBE + + + LMB2_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + SLMB3 + SLMB3 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB3_ABus + + + + + ADDRSTROBE + + + LMB3_AddrStrobe + + + + + BE + + + LMB3_BE + + + + + CE + + + Sl3_CE + + + + + READDBUS + + + Sl3_DBus + + + + + READSTROBE + + + LMB3_ReadStrobe + + + + + READY + + + Sl3_Ready + + + + + UE + + + Sl3_UE + + + + + WAIT + + + Sl3_Wait + + + + + WRITEDBUS + + + LMB3_WriteDBus + + + + + WRITESTROBE + + + LMB3_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + BRAM_PORT + BRAM_PORT + Data Processor Local Bus + + + + + + + ADDR + + + BRAM_Addr_A + + + + + CLK + + + BRAM_Clk_A + + + + + DIN + + + BRAM_Dout_A + + + + + DOUT + + + BRAM_Din_A + + + + + EN + + + BRAM_EN_A + + + + + RST + + + BRAM_Rst_A + + + + + WE + + + BRAM_WEN_A + + + + + + MEM_SIZE + 65536 + + + MASTER_TYPE + BRAM_CTRL + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + READ_LATENCY + 1 + + + none + + + + + + + S_AXI_CTRL + S_AXI_CTRL + Slave AXI4Lite Control + + + + + + + + + ARADDR + + + S_AXI_CTRL_ARADDR + + + + + ARREADY + + + S_AXI_CTRL_ARREADY + + + + + ARVALID + + + S_AXI_CTRL_ARVALID + + + + + AWADDR + + + S_AXI_CTRL_AWADDR + + + + + AWREADY + + + S_AXI_CTRL_AWREADY + + + + + AWVALID + + + S_AXI_CTRL_AWVALID + + + + + BREADY + + + S_AXI_CTRL_BREADY + + + + + BRESP + + + S_AXI_CTRL_BRESP + + + + + BVALID + + + S_AXI_CTRL_BVALID + + + + + RDATA + + + S_AXI_CTRL_RDATA + + + + + RREADY + + + S_AXI_CTRL_RREADY + + + + + RRESP + + + S_AXI_CTRL_RRESP + + + + + RVALID + + + S_AXI_CTRL_RVALID + + + + + WDATA + + + S_AXI_CTRL_WDATA + + + + + WREADY + + + S_AXI_CTRL_WREADY + + + + + WSTRB + + + S_AXI_CTRL_WSTRB + + + + + WVALID + + + S_AXI_CTRL_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + SLMB:SLMB1:SLMB2:SLMB3 + + + ASSOCIATED_RESET + LMB_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + bd_9f2c_Clk + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + RST.LMB_Rst + Reset + Reset + + + + + + + RST + + + LMB_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + CLK.S_AXI_CTRL_ACLK + S_AXI_CTRL_ACLK + Slave AXI4Lite Control Clock Input + + + + + + + CLK + + + S_AXI_CTRL_ACLK + + + + + + ASSOCIATED_BUSIF + S_AXI_CTRL + + + ASSOCIATED_RESET + S_AXI_CTRL_ARESETN + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + RST.S_AXI_CTRL_ARESETN + S_AXI_CTRL_ARESETN + Slave AXI4Lite Control Reset Input + + + + + + + RST + + + S_AXI_CTRL_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + + SLMB + SLMB memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB1 + SLMB1 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB2 + SLMB2 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB3 + SLMB3 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + S_AXI_CTRL + S_AXI_CTRL memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + ECC_Status + ECC Status Register + ECC Status Register + 0x0 + 2 + true + read-write + + 0x0 + + + UE_Status + UE Status + Indicates if an uncorrectable error has occurred: + 0 - No uncorrectable error occurred. + 1 - Uncorrectable error occurred, cleared when 1 is written. + + 0 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + CE_Status + CE Status + Indicates if a correctable error has occurred: + 0 - No correctable error occurred. + 1 - Correctable error occurred, cleared when 1 is written. + + 1 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + ECC_EN_IRQ + ECC Interrupt Enable Register + ECC Interrupt Enable Register + 0x4 + 2 + true + read-write + + 0x0 + + + UE_EN_IRQ + UE Enable Interrupt + Determines effect of ECC Status Register UE bit: + 0 - UE bit is not propagated to interrupt signal. + 1 - UE bit is propagated to interrupt signal. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + CE_EN_IRQ + CE Enable Interrupt + Determines effect of ECC Status Register CE bit: + 0 - CE bit is not propagated to interrupt signal. + 1 - CE bit is propagated to interrupt signal. + + 1 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + ECC_ONOFF + ECC On/Off Register + ECC On/Off Register + 0x8 + 1 + true + read-write + + 1 + + + ON_OFF + On/Off + Determines if ECC checking is enabled: + 0 - ECC checking is disabled. + 1 - ECC checking is enabled. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE_CNT + Correctable Error Counter Register + Correctable Error Counter Register + 0xC + 1 + true + read-write + + 0 + + + CE_CNT + Correctable Error Count + Holds number of correctable errors encountered. + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE_FFD + Correctable Error First Failing Data Register + Correctable Error First Failing Data Register + 0x100 + 32 + true + read-only + + 0 + + + CE_FFD + Correctable Error First Failing Data + Data of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE_FFE + Correctable Error First Failing ECC Register + Correctable Error First Failing ECC Register + 0x180 + 7 + true + read-only + + 0 + + + CE_FFE + Correctable Error First Failing ECC + ECC of the first occurrence of a correctable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE_FFA + Correctable Error First Failing Address Register + Correctable Error First Failing Address Register + 0x1C0 + 32 + true + read-only + + 0 + + + CE_FFA + Correctable Error First Failing Address + Address of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE_FFD + Uncorrectable Error First Failing Data Register + Uncorrectable Error First Failing Data Register + 0x200 + 32 + true + read-only + + 0 + + + UE_FFD + Uncorrectable Error First Failing Data + Data of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE_FFE + Uncorrectable Error First Failing ECC Register + Uncorrectable Error First Failing ECC Register + 0x280 + 7 + true + read-only + + 0 + + + UE_FFE + Uncorrectable Error First Failing ECC + ECC of the first occurrence of an uncorrectable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE_FFA + Uncorrectable Error First Failing Address Register + Uncorrectable Error First Failing Address Register + 0x2C0 + 32 + true + read-only + + 0 + + + UE_FFA + Uncorrectable Error First Failing Address + Address of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + FI_D + Fault Inject Data Register + Fault Inject Data Register + 0x300 + 32 + true + write-only + + 0 + + + FI_D + Fault Inject Data + Bits set to 1 toggle the bits of next data word written. + 0 + 32 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + FI_ECC + Fault Inject ECC Register + Fault Inject ECC Register + 0x380 + 7 + true + write-only + + 0 + + + FI_ECC + Fault Inject ECC + Bits set to 1 toggle the bits of next ECC written. + 0 + 7 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_Rst + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + LMB1_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl1_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl1_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB2_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl2_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl2_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB3_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl3_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl3_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + BRAM_Rst_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Clk_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Addr_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_EN_A + + out + + + std_logic + dummy_view + + + + + + BRAM_WEN_A + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Dout_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Din_A + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + S_AXI_CTRL_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WSTRB + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplusHBM + + + C_HIGHADDR + LMB BRAM High Address + 0x000000000000FFFF + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000000000 + + + C_NUM_LMB + Number of LMB Ports + 1 + + + C_MASK + SLMB Address Decode Mask + 0x0000000080010000 + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_LMB_PROTOCOL + LMB Protocol + 0 + + + C_ECC + Error Correction Code + 0 + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_BRAM_AWIDTH + BRAM Address Bus Width + 32 + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + false + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + false + + + + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_0873e75e + 0 + 1 + + + choice_pairs_449ac0d2 + 0 + 1 + 2 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_8d6e70ff + 0 + 2 + + + Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000000000 + + + + true + + + + + + C_HIGHADDR + LMB BRAM High Address + 0x000000000000FFFF + + + + true + + + + + + C_MASK + SLMB Address Decode Mask + 0x0000000080010000 + + + + true + + + + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_NUM_LMB + Number of LMB Ports + 1 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + + true + + + + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + + true + + + + + + C_LMB_PROTOCOL + LMB Protocol + 0 + + + C_ECC + Error Correction Code + 0 + + + + true + + + + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_S_AXI_CTRL_ACLK_FREQ_HZ + S_AXI_CTRL Clock Frequency + 100000000 + + + + false + + + + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_PROTOCOL + S_AXI_CTRL Protocol + AXI4LITE + + + + false + + + + + + Component_Name + bd_9f2c_ilmb_cntlr_0 + + + + + LMB BRAM Controller + 17 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2019.2 + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xci b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xci new file mode 100644 index 0000000..012f29f --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xci @@ -0,0 +1,289 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_lmb_bram_I_0 + + + 4096 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + BRAM_CTRL + NONE + 65536 + 32 + 1 + READ_WRITE + BRAM_CTRL + NONE + 65536 + 32 + 1 + READ_WRITE + + 100000000 + 0 + 0.000 + 0 + 32 + 32 + 1 + 4 + 0 + 1 + 8 + 0 + 0 + 16 + NONE + 0 + 0 + 0 + ./ + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + Estimated Power for IP : 19.660986 mW + virtexuplusHBM + 0 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 0 + 0 + bd_9f2c_lmb_bram_I_0.mem + no_coe_file_loaded + 0 + 0 + 2 + 0 + 1 + 16384 + 16384 + 1 + 1 + 32 + 32 + 0 + 0 + CE + CE + ALL + 1 + 1 + 1 + 0 + 0 + 0 + 0 + 4 + 4 + 16384 + 16384 + WRITE_FIRST + WRITE_FIRST + 32 + 32 + virtexuplusHBM + 4 + Memory_Slave + AXI4_Full + false + Minimum_Area + false + 8 + NONE + no_coe_file_loaded + ALL + bd_9f2c_lmb_bram_I_0 + false + false + false + false + false + true + false + false + true + Use_ENA_Pin + Use_ENB_Pin + Single_Bit_Error_Injection + false + Native + false + bd_9f2c_lmb_bram_I_0.mem + True_Dual_Port_RAM + WRITE_FIRST + WRITE_FIRST + 0 + 0 + BRAM + 0 + 100 + 100 + 50 + 100 + 100 + 50 + 8kx2 + false + false + 1 + 1 + 32 + 32 + false + false + false + false + 0 + false + false + CE + CE + SYNC + false + true + false + false + false + true + true + 16384 + 32 + 32 + No_ECC + false + false + false + BRAM_Controller + virtexuplusHBM + + + xcvu37p + fsvh2892 + VERILOG + + MIXED + -2 + + E + TRUE + TRUE + IP_Integrator + 4 + TRUE + . + + . + 2019.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xml b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xml new file mode 100644 index 0000000..8f3fc3d --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xml @@ -0,0 +1,4142 @@ + + + xilinx.com + customized_ip + bd_9f2c_lmb_bram_I_0 + 1.0 + + + CLK.ACLK + ACLK + AXI4 Interconnect Clock Input + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI + + + ASSOCIATED_RESET + s_aresetn + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + RST.ARESETN + ARESETN + AXI4 Interconnect Reset Input + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + AXI_SLAVE_S_AXI + AXI_SLAVE + AXI_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + AXILite_SLAVE_S_AXI + AXILite_SLAVE + AXILite_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + BRAM_PORTA + BRAM_PORTA + BRAM_PORTA + + + + + + + ADDR + + + addra + + + + + CLK + + + clka + + + + + DIN + + + dina + + + + + DOUT + + + douta + + + + + EN + + + ena + + + + + RST + + + rsta + + + + + WE + + + wea + + + + + + MEM_SIZE + 65536 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + BRAM_CTRL + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + READ_LATENCY + 1 + + + none + + + + + + + + true + + + + + + BRAM_PORTB + BRAM_PORTB + BRAM_PORTB + + + + + + + ADDR + + + addrb + + + + + CLK + + + clkb + + + + + DIN + + + dinb + + + + + DOUT + + + doutb + + + + + EN + + + enb + + + + + RST + + + rstb + + + + + WE + + + web + + + + + + MEM_SIZE + 65536 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + BRAM_CTRL + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + READ_LATENCY + 1 + + + none + + + + + + + + true + + + + + + + + S_1 + + Mem0 + 0 + 4096 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + + + + clka + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rsta + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ena + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regcea + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + wea + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addra + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dina + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + douta + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + clkb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rstb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + enb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regceb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + web + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addrb + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dinb + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + doutb + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + eccpipece + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rdaddrecc + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + sleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + deepsleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + shutdown + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rsta_busy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + rstb_busy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + s_aclk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_wdata + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wstrb + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rdata + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rdaddrecc + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplusHBM + + + C_XDEVICEFAMILY + virtexuplusHBM + + + C_ELABORATION_DIR + ./ + + + C_INTERFACE_TYPE + 0 + + + C_AXI_TYPE + 1 + + + C_AXI_SLAVE_TYPE + 0 + + + C_USE_BRAM_BLOCK + 1 + + + C_ENABLE_32BIT_ADDRESS + 1 + + + C_CTRL_ECC_ALGO + NONE + + + C_HAS_AXI_ID + 0 + + + C_AXI_ID_WIDTH + 4 + + + C_MEM_TYPE + 2 + + + C_BYTE_SIZE + 8 + + + C_ALGORITHM + 1 + + + C_PRIM_TYPE + 1 + + + C_LOAD_INIT_FILE + 0 + + + C_INIT_FILE_NAME + no_coe_file_loaded + + + C_INIT_FILE + bd_9f2c_lmb_bram_I_0.mem + + + C_USE_DEFAULT_DATA + 0 + + + C_DEFAULT_DATA + 0 + + + C_HAS_RSTA + 1 + + + C_RST_PRIORITY_A + CE + + + C_RSTRAM_A + 0 + + + C_INITA_VAL + 0 + + + C_HAS_ENA + 1 + + + C_HAS_REGCEA + 0 + + + C_USE_BYTE_WEA + 1 + + + C_WEA_WIDTH + 4 + + + C_WRITE_MODE_A + WRITE_FIRST + + + C_WRITE_WIDTH_A + 32 + + + C_READ_WIDTH_A + 32 + + + C_WRITE_DEPTH_A + 16384 + + + C_READ_DEPTH_A + 16384 + + + C_ADDRA_WIDTH + 32 + + + C_HAS_RSTB + 1 + + + C_RST_PRIORITY_B + CE + + + C_RSTRAM_B + 0 + + + C_INITB_VAL + 0 + + + C_HAS_ENB + 1 + + + C_HAS_REGCEB + 0 + + + C_USE_BYTE_WEB + 1 + + + C_WEB_WIDTH + 4 + + + C_WRITE_MODE_B + WRITE_FIRST + + + C_WRITE_WIDTH_B + 32 + + + C_READ_WIDTH_B + 32 + + + C_WRITE_DEPTH_B + 16384 + + + C_READ_DEPTH_B + 16384 + + + C_ADDRB_WIDTH + 32 + + + C_HAS_MEM_OUTPUT_REGS_A + 0 + + + C_HAS_MEM_OUTPUT_REGS_B + 0 + + + C_HAS_MUX_OUTPUT_REGS_A + 0 + + + C_HAS_MUX_OUTPUT_REGS_B + 0 + + + C_MUX_PIPELINE_STAGES + 0 + + + C_HAS_SOFTECC_INPUT_REGS_A + 0 + + + C_HAS_SOFTECC_OUTPUT_REGS_B + 0 + + + C_USE_SOFTECC + 0 + + + C_USE_ECC + 0 + + + C_EN_ECC_PIPE + 0 + + + C_READ_LATENCY_A + 1 + + + C_READ_LATENCY_B + 1 + + + C_HAS_INJECTERR + 0 + + + C_SIM_COLLISION_CHECK + ALL + + + C_COMMON_CLK + 0 + + + C_DISABLE_WARN_BHV_COLL + 0 + + + C_EN_SLEEP_PIN + 0 + + + C_USE_URAM + 0 + + + C_EN_RDADDRA_CHG + 0 + + + C_EN_RDADDRB_CHG + 0 + + + C_EN_DEEPSLEEP_PIN + 0 + + + C_EN_SHUTDOWN_PIN + 0 + + + C_EN_SAFETY_CKT + 1 + + + C_DISABLE_WARN_BHV_RANGE + 0 + + + C_COUNT_36K_BRAM + 16 + + + C_COUNT_18K_BRAM + 0 + + + C_EST_POWER_SUMMARY + Estimated Power for IP : 19.660986 mW + + + + + + choice_list_0132492a + 32 + 64 + 128 + + + choice_list_302d3091 + 16kx1 + 8kx2 + 4kx4 + 2kx9 + 1kx18 + 512x36 + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_6fc15197 + 32 + + + choice_list_89a27b2f + 8 + 9 + + + choice_list_c8df20f0 + NONE + ECCH32-7 + ECCH64-8 + ECCHSIAO32-7 + ECCHSIAO64-8 + ECCHSIAO128-9 + + + choice_list_e9412e2c + BRAM + URAM + + + choice_list_f9a6a28b + Native + + + choice_pairs_1f270a52 + BRAM_Controller + Stand_Alone + + + choice_pairs_246d8066 + WRITE_FIRST + READ_FIRST + + + choice_pairs_2adcaf32 + SYNC + ASYNC + + + choice_pairs_2d73cdeb + Always_Enabled + Use_ENB_Pin + + + choice_pairs_3949ecbf + Always_Enabled + Use_ENA_Pin + + + choice_pairs_3e9ce7ae + Minimum_Area + Low_Power + Fixed_Primitives + + + choice_pairs_44b9b2d1 + ALL + NONE + WARNING_ONLY + GENERATE_X_ONLY + + + choice_pairs_63de7f78 + CE + SR + + + choice_pairs_716d2fba + Single_Bit_Error_Injection + Double_Bit_Error_Injection + Single_and_Double_Bit_Error_Injection + + + choice_pairs_a6697bba + Single_Port_RAM + True_Dual_Port_RAM + Single_Port_ROM + Dual_Port_ROM + + + choice_pairs_b91edaa2 + Memory_Slave + Peripheral_Slave + + + choice_pairs_c1013cbe + No_ECC + Soft_ECC + BuiltIn_ECC + + + choice_pairs_e4c322cb + AXI4_Full + AXI4_Lite + + + The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement. It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write port widths, as well as cores which can perform simultaneous write operations to separate locations, and simultaneous read operations from the same location. For more information on differences in interface and feature support between this core and the Dual Port Block Memory and Single Port Block Memory LogiCOREs, please consult the data sheet. + + + Component_Name + bd_9f2c_lmb_bram_I_0 + + + + true + + + + + + Interface_Type + Native + + + + true + + + + + + AXI_Type + AXI4_Full + + + + true + + + + + + AXI_Slave_Type + Memory_Slave + + + + true + + + + + + Use_AXI_ID + false + + + + false + + + + + + AXI_ID_Width + 4 + + + + false + + + + + + Memory_Type + True_Dual_Port_RAM + + + + true + + + + + + PRIM_type_to_Implement + BRAM + + + + true + + + + + + Enable_32bit_Address + true + + + + true + + + + + + ecctype + No_ECC + + + + false + + + + + + ECC + false + + + + false + + + + + + softecc + false + + + + false + + + + + + EN_SLEEP_PIN + false + + + + true + + + + + + EN_DEEPSLEEP_PIN + false + + + + false + + + + + + EN_SHUTDOWN_PIN + false + + + + false + + + + + + EN_ECC_PIPE + false + + + + false + + + + + + RD_ADDR_CHNG_A + false + + + + false + + + + + + RD_ADDR_CHNG_B + false + + + + false + + + + + + Use_Error_Injection_Pins + false + + + + false + + + + + + Error_Injection_Type + Single_Bit_Error_Injection + + + + false + + + + + + Use_Byte_Write_Enable + true + + + + false + + + + + + Byte_Size + 8 + + + + false + + + + + + Algorithm + Minimum_Area + + + + false + + + + + + Primitive + 8kx2 + + + + false + + + + + + Assume_Synchronous_Clk + false + + + + true + + + + + + Write_Width_A + 32 + + + + true + + + + + + Write_Depth_A + 16384 + + + + true + + + + + + Read_Width_A + 32 + + + + true + + + + + + Operating_Mode_A + WRITE_FIRST + + + + true + + + + + + Enable_A + Use_ENA_Pin + + + + false + + + + + + Write_Width_B + 32 + + + + true + + + + + + Read_Width_B + 32 + + + + true + + + + + + Operating_Mode_B + WRITE_FIRST + + + + true + + + + + + Enable_B + Use_ENB_Pin + + + + true + + + + + + Register_PortA_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortA_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEA_Pin + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortB_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEB_Pin + false + + + + false + + + + + + register_porta_input_of_softecc + false + + + + false + + + + + + register_portb_output_of_softecc + false + + + + false + + + + + + Pipeline_Stages + 0 + + + + false + + + + + + Load_Init_File + false + + + + false + + + + + + Coe_File + no_coe_file_loaded + + + + false + + + + + + Fill_Remaining_Memory_Locations + false + + + + false + + + + + + Remaining_Memory_Locations + 0 + + + + false + + + + + + Use_RSTA_Pin + true + + + + true + + + + + + Reset_Memory_Latch_A + false + + + + false + + + + + + Reset_Priority_A + CE + + + + false + + + + + + Output_Reset_Value_A + 0 + + + + true + + + + + + Use_RSTB_Pin + true + + + + true + + + + + + Reset_Memory_Latch_B + false + + + + false + + + + + + Reset_Priority_B + CE + + + + true + + + + + + Output_Reset_Value_B + 0 + + + + true + + + + + + Reset_Type + SYNC + + + + false + + + + + + Additional_Inputs_for_Power_Estimation + false + + + + true + + + + + + Port_A_Clock + 100 + + + + true + + + + + + Port_A_Write_Rate + 50 + + + + true + + + + + + Port_B_Clock + 100 + + + + true + + + + + + Port_B_Write_Rate + 50 + + + + true + + + + + + Port_A_Enable_Rate + 100 + + + + true + + + + + + Port_B_Enable_Rate + 100 + + + + true + + + + + + Collision_Warnings + ALL + + + + false + + + + + + Disable_Collision_Warnings + false + + + + false + + + + + + Disable_Out_of_Range_Warnings + false + + + + false + + + + + + use_bram_block + BRAM_Controller + + + + true + + + + + + MEM_FILE + bd_9f2c_lmb_bram_I_0.mem + + + + true + + + + + + CTRL_ECC_ALGO + NONE + + + + true + + + + + + EN_SAFETY_CKT + true + + + + true + + + + + + READ_LATENCY_A + 1 + + + + false + + + + + + READ_LATENCY_B + 1 + + + + false + + + + + + + + Block Memory Generator + + XPM_MEMORY + + 4 + + + + + + + + + + + + + + + + + + + + + + + + + 2019.2 + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xci b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xci new file mode 100644 index 0000000..05b3681 --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xci @@ -0,0 +1,175 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_second_dlmb_cntlr_0 + + + NONE + 32768 + 32 + 1 + + bd_9f2c_Clk + 100000000 + 0 + 0.000 + + 100000000 + 0 + 0.000 + 1 + 0 + 0 + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 0x0000000000010000 + 32 + 0 + 0 + 0 + 0 + 1 + 0 + virtexuplusHBM + 0 + 0x0000000000017FFF + 0 + 32 + 32 + 0 + 0x00000000C0010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 32 + 32 + 0 + 2 + 0x0000000000010000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0x0000000000017FFF + 0 + 32 + 32 + 0 + 0x00000000C0010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 100000000 + 32 + 32 + AXI4LITE + 0 + 2 + bd_9f2c_second_dlmb_cntlr_0 + virtexuplusHBM + + + xcvu37p + fsvh2892 + VERILOG + + MIXED + -2 + + E + TRUE + TRUE + IP_Integrator + 17 + TRUE + . + + . + 2019.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xml b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xml new file mode 100644 index 0000000..eb3611e --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xml @@ -0,0 +1,3992 @@ + + + xilinx.com + customized_ip + bd_9f2c_second_dlmb_cntlr_0 + 1.0 + + + INTERRUPT.INTERRUPT + Interrupt + Interrupt output + + + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + SUGGESTED_PRIORITY + HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + SLMB + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + SLMB1 + SLMB1 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB1_ABus + + + + + ADDRSTROBE + + + LMB1_AddrStrobe + + + + + BE + + + LMB1_BE + + + + + CE + + + Sl1_CE + + + + + READDBUS + + + Sl1_DBus + + + + + READSTROBE + + + LMB1_ReadStrobe + + + + + READY + + + Sl1_Ready + + + + + UE + + + Sl1_UE + + + + + WAIT + + + Sl1_Wait + + + + + WRITEDBUS + + + LMB1_WriteDBus + + + + + WRITESTROBE + + + LMB1_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + SLMB2 + SLMB2 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB2_ABus + + + + + ADDRSTROBE + + + LMB2_AddrStrobe + + + + + BE + + + LMB2_BE + + + + + CE + + + Sl2_CE + + + + + READDBUS + + + Sl2_DBus + + + + + READSTROBE + + + LMB2_ReadStrobe + + + + + READY + + + Sl2_Ready + + + + + UE + + + Sl2_UE + + + + + WAIT + + + Sl2_Wait + + + + + WRITEDBUS + + + LMB2_WriteDBus + + + + + WRITESTROBE + + + LMB2_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + SLMB3 + SLMB3 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB3_ABus + + + + + ADDRSTROBE + + + LMB3_AddrStrobe + + + + + BE + + + LMB3_BE + + + + + CE + + + Sl3_CE + + + + + READDBUS + + + Sl3_DBus + + + + + READSTROBE + + + LMB3_ReadStrobe + + + + + READY + + + Sl3_Ready + + + + + UE + + + Sl3_UE + + + + + WAIT + + + Sl3_Wait + + + + + WRITEDBUS + + + LMB3_WriteDBus + + + + + WRITESTROBE + + + LMB3_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + BRAM_PORT + BRAM_PORT + Data Processor Local Bus + + + + + + + ADDR + + + BRAM_Addr_A + + + + + CLK + + + BRAM_Clk_A + + + + + DIN + + + BRAM_Dout_A + + + + + DOUT + + + BRAM_Din_A + + + + + EN + + + BRAM_EN_A + + + + + RST + + + BRAM_Rst_A + + + + + WE + + + BRAM_WEN_A + + + + + + MEM_SIZE + 32768 + + + MASTER_TYPE + BRAM_CTRL + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + READ_LATENCY + 1 + + + none + + + + + + + S_AXI_CTRL + S_AXI_CTRL + Slave AXI4Lite Control + + + + + + + + + ARADDR + + + S_AXI_CTRL_ARADDR + + + + + ARREADY + + + S_AXI_CTRL_ARREADY + + + + + ARVALID + + + S_AXI_CTRL_ARVALID + + + + + AWADDR + + + S_AXI_CTRL_AWADDR + + + + + AWREADY + + + S_AXI_CTRL_AWREADY + + + + + AWVALID + + + S_AXI_CTRL_AWVALID + + + + + BREADY + + + S_AXI_CTRL_BREADY + + + + + BRESP + + + S_AXI_CTRL_BRESP + + + + + BVALID + + + S_AXI_CTRL_BVALID + + + + + RDATA + + + S_AXI_CTRL_RDATA + + + + + RREADY + + + S_AXI_CTRL_RREADY + + + + + RRESP + + + S_AXI_CTRL_RRESP + + + + + RVALID + + + S_AXI_CTRL_RVALID + + + + + WDATA + + + S_AXI_CTRL_WDATA + + + + + WREADY + + + S_AXI_CTRL_WREADY + + + + + WSTRB + + + S_AXI_CTRL_WSTRB + + + + + WVALID + + + S_AXI_CTRL_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + SLMB:SLMB1:SLMB2:SLMB3 + + + ASSOCIATED_RESET + LMB_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + bd_9f2c_Clk + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + RST.LMB_Rst + Reset + Reset + + + + + + + RST + + + LMB_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + CLK.S_AXI_CTRL_ACLK + S_AXI_CTRL_ACLK + Slave AXI4Lite Control Clock Input + + + + + + + CLK + + + S_AXI_CTRL_ACLK + + + + + + ASSOCIATED_BUSIF + S_AXI_CTRL + + + ASSOCIATED_RESET + S_AXI_CTRL_ARESETN + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + RST.S_AXI_CTRL_ARESETN + S_AXI_CTRL_ARESETN + Slave AXI4Lite Control Reset Input + + + + + + + RST + + + S_AXI_CTRL_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + + SLMB + SLMB memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB1 + SLMB1 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB2 + SLMB2 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB3 + SLMB3 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + S_AXI_CTRL + S_AXI_CTRL memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + ECC_Status + ECC Status Register + ECC Status Register + 0x0 + 2 + true + read-write + + 0x0 + + + UE_Status + UE Status + Indicates if an uncorrectable error has occurred: + 0 - No uncorrectable error occurred. + 1 - Uncorrectable error occurred, cleared when 1 is written. + + 0 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + CE_Status + CE Status + Indicates if a correctable error has occurred: + 0 - No correctable error occurred. + 1 - Correctable error occurred, cleared when 1 is written. + + 1 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + ECC_EN_IRQ + ECC Interrupt Enable Register + ECC Interrupt Enable Register + 0x4 + 2 + true + read-write + + 0x0 + + + UE_EN_IRQ + UE Enable Interrupt + Determines effect of ECC Status Register UE bit: + 0 - UE bit is not propagated to interrupt signal. + 1 - UE bit is propagated to interrupt signal. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + CE_EN_IRQ + CE Enable Interrupt + Determines effect of ECC Status Register CE bit: + 0 - CE bit is not propagated to interrupt signal. + 1 - CE bit is propagated to interrupt signal. + + 1 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + ECC_ONOFF + ECC On/Off Register + ECC On/Off Register + 0x8 + 1 + true + read-write + + 1 + + + ON_OFF + On/Off + Determines if ECC checking is enabled: + 0 - ECC checking is disabled. + 1 - ECC checking is enabled. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE_CNT + Correctable Error Counter Register + Correctable Error Counter Register + 0xC + 1 + true + read-write + + 0 + + + CE_CNT + Correctable Error Count + Holds number of correctable errors encountered. + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE_FFD + Correctable Error First Failing Data Register + Correctable Error First Failing Data Register + 0x100 + 32 + true + read-only + + 0 + + + CE_FFD + Correctable Error First Failing Data + Data of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE_FFE + Correctable Error First Failing ECC Register + Correctable Error First Failing ECC Register + 0x180 + 7 + true + read-only + + 0 + + + CE_FFE + Correctable Error First Failing ECC + ECC of the first occurrence of a correctable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE_FFA + Correctable Error First Failing Address Register + Correctable Error First Failing Address Register + 0x1C0 + 32 + true + read-only + + 0 + + + CE_FFA + Correctable Error First Failing Address + Address of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE_FFD + Uncorrectable Error First Failing Data Register + Uncorrectable Error First Failing Data Register + 0x200 + 32 + true + read-only + + 0 + + + UE_FFD + Uncorrectable Error First Failing Data + Data of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE_FFE + Uncorrectable Error First Failing ECC Register + Uncorrectable Error First Failing ECC Register + 0x280 + 7 + true + read-only + + 0 + + + UE_FFE + Uncorrectable Error First Failing ECC + ECC of the first occurrence of an uncorrectable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE_FFA + Uncorrectable Error First Failing Address Register + Uncorrectable Error First Failing Address Register + 0x2C0 + 32 + true + read-only + + 0 + + + UE_FFA + Uncorrectable Error First Failing Address + Address of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + FI_D + Fault Inject Data Register + Fault Inject Data Register + 0x300 + 32 + true + write-only + + 0 + + + FI_D + Fault Inject Data + Bits set to 1 toggle the bits of next data word written. + 0 + 32 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + FI_ECC + Fault Inject ECC Register + Fault Inject ECC Register + 0x380 + 7 + true + write-only + + 0 + + + FI_ECC + Fault Inject ECC + Bits set to 1 toggle the bits of next ECC written. + 0 + 7 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_Rst + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + LMB1_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl1_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl1_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB2_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl2_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl2_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB3_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl3_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl3_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + BRAM_Rst_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Clk_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Addr_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_EN_A + + out + + + std_logic + dummy_view + + + + + + BRAM_WEN_A + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Dout_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Din_A + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + S_AXI_CTRL_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WSTRB + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplusHBM + + + C_HIGHADDR + LMB BRAM High Address + 0x0000000000017FFF + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000010000 + + + C_NUM_LMB + Number of LMB Ports + 1 + + + C_MASK + SLMB Address Decode Mask + 0x00000000C0010000 + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_LMB_PROTOCOL + LMB Protocol + 0 + + + C_ECC + Error Correction Code + 0 + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_BRAM_AWIDTH + BRAM Address Bus Width + 32 + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + false + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + false + + + + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_0873e75e + 0 + 1 + + + choice_pairs_449ac0d2 + 0 + 1 + 2 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_8d6e70ff + 0 + 2 + + + Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000010000 + + + + true + + + + + + C_HIGHADDR + LMB BRAM High Address + 0x0000000000017FFF + + + + true + + + + + + C_MASK + SLMB Address Decode Mask + 0x00000000C0010000 + + + + true + + + + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_NUM_LMB + Number of LMB Ports + 1 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + + true + + + + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + + true + + + + + + C_LMB_PROTOCOL + LMB Protocol + 0 + + + C_ECC + Error Correction Code + 0 + + + + true + + + + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_S_AXI_CTRL_ACLK_FREQ_HZ + S_AXI_CTRL Clock Frequency + 100000000 + + + + false + + + + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_PROTOCOL + S_AXI_CTRL Protocol + AXI4LITE + + + + false + + + + + + Component_Name + bd_9f2c_second_dlmb_cntlr_0 + + + + + LMB BRAM Controller + 17 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2019.2 + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xci b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xci new file mode 100644 index 0000000..d654b49 --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xci @@ -0,0 +1,175 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_second_ilmb_cntlr_0 + + + NONE + 32768 + 32 + 1 + + bd_9f2c_Clk + 100000000 + 0 + 0.000 + + 100000000 + 0 + 0.000 + 1 + 0 + 0 + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 32 + STANDARD + READ_WRITE + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 0x0000000000010000 + 32 + 0 + 0 + 0 + 0 + 1 + 0 + virtexuplusHBM + 0 + 0x0000000000017FFF + 0 + 32 + 32 + 0 + 0x0000000080010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 32 + 32 + 0 + 2 + 0x0000000000010000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0x0000000000017FFF + 0 + 32 + 32 + 0 + 0x0000000080010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 100000000 + 32 + 32 + AXI4LITE + 0 + 2 + bd_9f2c_second_ilmb_cntlr_0 + virtexuplusHBM + + + xcvu37p + fsvh2892 + VERILOG + + MIXED + -2 + + E + TRUE + TRUE + IP_Integrator + 17 + TRUE + . + + . + 2019.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xml b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xml new file mode 100644 index 0000000..863528c --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xml @@ -0,0 +1,3992 @@ + + + xilinx.com + customized_ip + bd_9f2c_second_ilmb_cntlr_0 + 1.0 + + + INTERRUPT.INTERRUPT + Interrupt + Interrupt output + + + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + SUGGESTED_PRIORITY + HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + SLMB + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + SLMB1 + SLMB1 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB1_ABus + + + + + ADDRSTROBE + + + LMB1_AddrStrobe + + + + + BE + + + LMB1_BE + + + + + CE + + + Sl1_CE + + + + + READDBUS + + + Sl1_DBus + + + + + READSTROBE + + + LMB1_ReadStrobe + + + + + READY + + + Sl1_Ready + + + + + UE + + + Sl1_UE + + + + + WAIT + + + Sl1_Wait + + + + + WRITEDBUS + + + LMB1_WriteDBus + + + + + WRITESTROBE + + + LMB1_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + SLMB2 + SLMB2 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB2_ABus + + + + + ADDRSTROBE + + + LMB2_AddrStrobe + + + + + BE + + + LMB2_BE + + + + + CE + + + Sl2_CE + + + + + READDBUS + + + Sl2_DBus + + + + + READSTROBE + + + LMB2_ReadStrobe + + + + + READY + + + Sl2_Ready + + + + + UE + + + Sl2_UE + + + + + WAIT + + + Sl2_Wait + + + + + WRITEDBUS + + + LMB2_WriteDBus + + + + + WRITESTROBE + + + LMB2_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + SLMB3 + SLMB3 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB3_ABus + + + + + ADDRSTROBE + + + LMB3_AddrStrobe + + + + + BE + + + LMB3_BE + + + + + CE + + + Sl3_CE + + + + + READDBUS + + + Sl3_DBus + + + + + READSTROBE + + + LMB3_ReadStrobe + + + + + READY + + + Sl3_Ready + + + + + UE + + + Sl3_UE + + + + + WAIT + + + Sl3_Wait + + + + + WRITEDBUS + + + LMB3_WriteDBus + + + + + WRITESTROBE + + + LMB3_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + PROTOCOL + STANDARD + + + none + + + + + + + + false + + + + + + BRAM_PORT + BRAM_PORT + Data Processor Local Bus + + + + + + + ADDR + + + BRAM_Addr_A + + + + + CLK + + + BRAM_Clk_A + + + + + DIN + + + BRAM_Dout_A + + + + + DOUT + + + BRAM_Din_A + + + + + EN + + + BRAM_EN_A + + + + + RST + + + BRAM_Rst_A + + + + + WE + + + BRAM_WEN_A + + + + + + MEM_SIZE + 32768 + + + MASTER_TYPE + BRAM_CTRL + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + READ_LATENCY + 1 + + + none + + + + + + + S_AXI_CTRL + S_AXI_CTRL + Slave AXI4Lite Control + + + + + + + + + ARADDR + + + S_AXI_CTRL_ARADDR + + + + + ARREADY + + + S_AXI_CTRL_ARREADY + + + + + ARVALID + + + S_AXI_CTRL_ARVALID + + + + + AWADDR + + + S_AXI_CTRL_AWADDR + + + + + AWREADY + + + S_AXI_CTRL_AWREADY + + + + + AWVALID + + + S_AXI_CTRL_AWVALID + + + + + BREADY + + + S_AXI_CTRL_BREADY + + + + + BRESP + + + S_AXI_CTRL_BRESP + + + + + BVALID + + + S_AXI_CTRL_BVALID + + + + + RDATA + + + S_AXI_CTRL_RDATA + + + + + RREADY + + + S_AXI_CTRL_RREADY + + + + + RRESP + + + S_AXI_CTRL_RRESP + + + + + RVALID + + + S_AXI_CTRL_RVALID + + + + + WDATA + + + S_AXI_CTRL_WDATA + + + + + WREADY + + + S_AXI_CTRL_WREADY + + + + + WSTRB + + + S_AXI_CTRL_WSTRB + + + + + WVALID + + + S_AXI_CTRL_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + SLMB:SLMB1:SLMB2:SLMB3 + + + ASSOCIATED_RESET + LMB_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + bd_9f2c_Clk + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + RST.LMB_Rst + Reset + Reset + + + + + + + RST + + + LMB_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + CLK.S_AXI_CTRL_ACLK + S_AXI_CTRL_ACLK + Slave AXI4Lite Control Clock Input + + + + + + + CLK + + + S_AXI_CTRL_ACLK + + + + + + ASSOCIATED_BUSIF + S_AXI_CTRL + + + ASSOCIATED_RESET + S_AXI_CTRL_ARESETN + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + RST.S_AXI_CTRL_ARESETN + S_AXI_CTRL_ARESETN + Slave AXI4Lite Control Reset Input + + + + + + + RST + + + S_AXI_CTRL_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + + SLMB + SLMB memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB1 + SLMB1 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB2 + SLMB2 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB3 + SLMB3 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + S_AXI_CTRL + S_AXI_CTRL memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + ECC_Status + ECC Status Register + ECC Status Register + 0x0 + 2 + true + read-write + + 0x0 + + + UE_Status + UE Status + Indicates if an uncorrectable error has occurred: + 0 - No uncorrectable error occurred. + 1 - Uncorrectable error occurred, cleared when 1 is written. + + 0 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + CE_Status + CE Status + Indicates if a correctable error has occurred: + 0 - No correctable error occurred. + 1 - Correctable error occurred, cleared when 1 is written. + + 1 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + ECC_EN_IRQ + ECC Interrupt Enable Register + ECC Interrupt Enable Register + 0x4 + 2 + true + read-write + + 0x0 + + + UE_EN_IRQ + UE Enable Interrupt + Determines effect of ECC Status Register UE bit: + 0 - UE bit is not propagated to interrupt signal. + 1 - UE bit is propagated to interrupt signal. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + CE_EN_IRQ + CE Enable Interrupt + Determines effect of ECC Status Register CE bit: + 0 - CE bit is not propagated to interrupt signal. + 1 - CE bit is propagated to interrupt signal. + + 1 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + ECC_ONOFF + ECC On/Off Register + ECC On/Off Register + 0x8 + 1 + true + read-write + + 1 + + + ON_OFF + On/Off + Determines if ECC checking is enabled: + 0 - ECC checking is disabled. + 1 - ECC checking is enabled. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE_CNT + Correctable Error Counter Register + Correctable Error Counter Register + 0xC + 1 + true + read-write + + 0 + + + CE_CNT + Correctable Error Count + Holds number of correctable errors encountered. + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE_FFD + Correctable Error First Failing Data Register + Correctable Error First Failing Data Register + 0x100 + 32 + true + read-only + + 0 + + + CE_FFD + Correctable Error First Failing Data + Data of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE_FFE + Correctable Error First Failing ECC Register + Correctable Error First Failing ECC Register + 0x180 + 7 + true + read-only + + 0 + + + CE_FFE + Correctable Error First Failing ECC + ECC of the first occurrence of a correctable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE_FFA + Correctable Error First Failing Address Register + Correctable Error First Failing Address Register + 0x1C0 + 32 + true + read-only + + 0 + + + CE_FFA + Correctable Error First Failing Address + Address of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE_FFD + Uncorrectable Error First Failing Data Register + Uncorrectable Error First Failing Data Register + 0x200 + 32 + true + read-only + + 0 + + + UE_FFD + Uncorrectable Error First Failing Data + Data of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE_FFE + Uncorrectable Error First Failing ECC Register + Uncorrectable Error First Failing ECC Register + 0x280 + 7 + true + read-only + + 0 + + + UE_FFE + Uncorrectable Error First Failing ECC + ECC of the first occurrence of an uncorrectable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE_FFA + Uncorrectable Error First Failing Address Register + Uncorrectable Error First Failing Address Register + 0x2C0 + 32 + true + read-only + + 0 + + + UE_FFA + Uncorrectable Error First Failing Address + Address of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + FI_D + Fault Inject Data Register + Fault Inject Data Register + 0x300 + 32 + true + write-only + + 0 + + + FI_D + Fault Inject Data + Bits set to 1 toggle the bits of next data word written. + 0 + 32 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + FI_ECC + Fault Inject ECC Register + Fault Inject ECC Register + 0x380 + 7 + true + write-only + + 0 + + + FI_ECC + Fault Inject ECC + Bits set to 1 toggle the bits of next ECC written. + 0 + 7 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_Rst + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + LMB1_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl1_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl1_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB2_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl2_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl2_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB3_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl3_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl3_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + BRAM_Rst_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Clk_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Addr_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_EN_A + + out + + + std_logic + dummy_view + + + + + + BRAM_WEN_A + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Dout_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Din_A + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + S_AXI_CTRL_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WSTRB + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplusHBM + + + C_HIGHADDR + LMB BRAM High Address + 0x0000000000017FFF + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000010000 + + + C_NUM_LMB + Number of LMB Ports + 1 + + + C_MASK + SLMB Address Decode Mask + 0x0000000080010000 + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_LMB_PROTOCOL + LMB Protocol + 0 + + + C_ECC + Error Correction Code + 0 + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_BRAM_AWIDTH + BRAM Address Bus Width + 32 + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + false + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + false + + + + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_0873e75e + 0 + 1 + + + choice_pairs_449ac0d2 + 0 + 1 + 2 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_8d6e70ff + 0 + 2 + + + Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000010000 + + + + true + + + + + + C_HIGHADDR + LMB BRAM High Address + 0x0000000000017FFF + + + + true + + + + + + C_MASK + SLMB Address Decode Mask + 0x0000000080010000 + + + + true + + + + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_NUM_LMB + Number of LMB Ports + 1 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + + true + + + + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + + true + + + + + + C_LMB_PROTOCOL + LMB Protocol + 0 + + + C_ECC + Error Correction Code + 0 + + + + true + + + + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_S_AXI_CTRL_ACLK_FREQ_HZ + S_AXI_CTRL Clock Frequency + 100000000 + + + + false + + + + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_PROTOCOL + S_AXI_CTRL Protocol + AXI4LITE + + + + false + + + + + + Component_Name + bd_9f2c_second_ilmb_cntlr_0 + + + + + LMB BRAM Controller + 17 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2019.2 + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xci b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xci new file mode 100644 index 0000000..ebccfee --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xci @@ -0,0 +1,289 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_second_lmb_bram_I_0 + + + 4096 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + BRAM_CTRL + NONE + 32768 + 32 + 1 + READ_WRITE + BRAM_CTRL + NONE + 32768 + 32 + 1 + READ_WRITE + + 100000000 + 0 + 0.000 + 0 + 32 + 32 + 1 + 4 + 0 + 1 + 8 + 0 + 0 + 8 + NONE + 0 + 0 + 0 + ./ + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + Estimated Power for IP : 17.246228 mW + virtexuplusHBM + 0 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 0 + 0 + bd_9f2c_second_lmb_bram_I_0.mem + no_coe_file_loaded + 0 + 0 + 2 + 0 + 1 + 8192 + 8192 + 1 + 1 + 32 + 32 + 0 + 0 + CE + CE + ALL + 1 + 1 + 1 + 0 + 0 + 0 + 0 + 4 + 4 + 8192 + 8192 + WRITE_FIRST + WRITE_FIRST + 32 + 32 + virtexuplusHBM + 4 + Memory_Slave + AXI4_Full + false + Minimum_Area + false + 8 + NONE + no_coe_file_loaded + ALL + bd_9f2c_second_lmb_bram_I_0 + false + false + false + false + false + true + false + false + true + Use_ENA_Pin + Use_ENB_Pin + Single_Bit_Error_Injection + false + Native + false + bd_9f2c_second_lmb_bram_I_0.mem + True_Dual_Port_RAM + WRITE_FIRST + WRITE_FIRST + 0 + 0 + BRAM + 0 + 100 + 100 + 50 + 100 + 100 + 50 + 8kx2 + false + false + 1 + 1 + 32 + 32 + false + false + false + false + 0 + false + false + CE + CE + SYNC + false + true + false + false + false + true + true + 8192 + 32 + 32 + No_ECC + false + false + false + BRAM_Controller + virtexuplusHBM + + + xcvu37p + fsvh2892 + VERILOG + + MIXED + -2 + + E + TRUE + TRUE + IP_Integrator + 4 + TRUE + . + + . + 2019.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xml b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xml new file mode 100644 index 0000000..e907376 --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xml @@ -0,0 +1,4142 @@ + + + xilinx.com + customized_ip + bd_9f2c_second_lmb_bram_I_0 + 1.0 + + + CLK.ACLK + ACLK + AXI4 Interconnect Clock Input + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI + + + ASSOCIATED_RESET + s_aresetn + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + RST.ARESETN + ARESETN + AXI4 Interconnect Reset Input + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + AXI_SLAVE_S_AXI + AXI_SLAVE + AXI_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + AXILite_SLAVE_S_AXI + AXILite_SLAVE + AXILite_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + BRAM_PORTA + BRAM_PORTA + BRAM_PORTA + + + + + + + ADDR + + + addra + + + + + CLK + + + clka + + + + + DIN + + + dina + + + + + DOUT + + + douta + + + + + EN + + + ena + + + + + RST + + + rsta + + + + + WE + + + wea + + + + + + MEM_SIZE + 32768 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + BRAM_CTRL + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + READ_LATENCY + 1 + + + none + + + + + + + + true + + + + + + BRAM_PORTB + BRAM_PORTB + BRAM_PORTB + + + + + + + ADDR + + + addrb + + + + + CLK + + + clkb + + + + + DIN + + + dinb + + + + + DOUT + + + doutb + + + + + EN + + + enb + + + + + RST + + + rstb + + + + + WE + + + web + + + + + + MEM_SIZE + 32768 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + BRAM_CTRL + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + READ_LATENCY + 1 + + + none + + + + + + + + true + + + + + + + + S_1 + + Mem0 + 0 + 4096 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + + + + clka + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rsta + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ena + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regcea + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + wea + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addra + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dina + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + douta + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + clkb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rstb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + enb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regceb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + web + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addrb + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dinb + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + doutb + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + eccpipece + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rdaddrecc + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + sleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + deepsleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + shutdown + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rsta_busy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + rstb_busy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + s_aclk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_wdata + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wstrb + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rdata + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rdaddrecc + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplusHBM + + + C_XDEVICEFAMILY + virtexuplusHBM + + + C_ELABORATION_DIR + ./ + + + C_INTERFACE_TYPE + 0 + + + C_AXI_TYPE + 1 + + + C_AXI_SLAVE_TYPE + 0 + + + C_USE_BRAM_BLOCK + 1 + + + C_ENABLE_32BIT_ADDRESS + 1 + + + C_CTRL_ECC_ALGO + NONE + + + C_HAS_AXI_ID + 0 + + + C_AXI_ID_WIDTH + 4 + + + C_MEM_TYPE + 2 + + + C_BYTE_SIZE + 8 + + + C_ALGORITHM + 1 + + + C_PRIM_TYPE + 1 + + + C_LOAD_INIT_FILE + 0 + + + C_INIT_FILE_NAME + no_coe_file_loaded + + + C_INIT_FILE + bd_9f2c_second_lmb_bram_I_0.mem + + + C_USE_DEFAULT_DATA + 0 + + + C_DEFAULT_DATA + 0 + + + C_HAS_RSTA + 1 + + + C_RST_PRIORITY_A + CE + + + C_RSTRAM_A + 0 + + + C_INITA_VAL + 0 + + + C_HAS_ENA + 1 + + + C_HAS_REGCEA + 0 + + + C_USE_BYTE_WEA + 1 + + + C_WEA_WIDTH + 4 + + + C_WRITE_MODE_A + WRITE_FIRST + + + C_WRITE_WIDTH_A + 32 + + + C_READ_WIDTH_A + 32 + + + C_WRITE_DEPTH_A + 8192 + + + C_READ_DEPTH_A + 8192 + + + C_ADDRA_WIDTH + 32 + + + C_HAS_RSTB + 1 + + + C_RST_PRIORITY_B + CE + + + C_RSTRAM_B + 0 + + + C_INITB_VAL + 0 + + + C_HAS_ENB + 1 + + + C_HAS_REGCEB + 0 + + + C_USE_BYTE_WEB + 1 + + + C_WEB_WIDTH + 4 + + + C_WRITE_MODE_B + WRITE_FIRST + + + C_WRITE_WIDTH_B + 32 + + + C_READ_WIDTH_B + 32 + + + C_WRITE_DEPTH_B + 8192 + + + C_READ_DEPTH_B + 8192 + + + C_ADDRB_WIDTH + 32 + + + C_HAS_MEM_OUTPUT_REGS_A + 0 + + + C_HAS_MEM_OUTPUT_REGS_B + 0 + + + C_HAS_MUX_OUTPUT_REGS_A + 0 + + + C_HAS_MUX_OUTPUT_REGS_B + 0 + + + C_MUX_PIPELINE_STAGES + 0 + + + C_HAS_SOFTECC_INPUT_REGS_A + 0 + + + C_HAS_SOFTECC_OUTPUT_REGS_B + 0 + + + C_USE_SOFTECC + 0 + + + C_USE_ECC + 0 + + + C_EN_ECC_PIPE + 0 + + + C_READ_LATENCY_A + 1 + + + C_READ_LATENCY_B + 1 + + + C_HAS_INJECTERR + 0 + + + C_SIM_COLLISION_CHECK + ALL + + + C_COMMON_CLK + 0 + + + C_DISABLE_WARN_BHV_COLL + 0 + + + C_EN_SLEEP_PIN + 0 + + + C_USE_URAM + 0 + + + C_EN_RDADDRA_CHG + 0 + + + C_EN_RDADDRB_CHG + 0 + + + C_EN_DEEPSLEEP_PIN + 0 + + + C_EN_SHUTDOWN_PIN + 0 + + + C_EN_SAFETY_CKT + 1 + + + C_DISABLE_WARN_BHV_RANGE + 0 + + + C_COUNT_36K_BRAM + 8 + + + C_COUNT_18K_BRAM + 0 + + + C_EST_POWER_SUMMARY + Estimated Power for IP : 17.246228 mW + + + + + + choice_list_0132492a + 32 + 64 + 128 + + + choice_list_302d3091 + 16kx1 + 8kx2 + 4kx4 + 2kx9 + 1kx18 + 512x36 + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_6fc15197 + 32 + + + choice_list_89a27b2f + 8 + 9 + + + choice_list_c8df20f0 + NONE + ECCH32-7 + ECCH64-8 + ECCHSIAO32-7 + ECCHSIAO64-8 + ECCHSIAO128-9 + + + choice_list_e9412e2c + BRAM + URAM + + + choice_list_f9a6a28b + Native + + + choice_pairs_1f270a52 + BRAM_Controller + Stand_Alone + + + choice_pairs_246d8066 + WRITE_FIRST + READ_FIRST + + + choice_pairs_2adcaf32 + SYNC + ASYNC + + + choice_pairs_2d73cdeb + Always_Enabled + Use_ENB_Pin + + + choice_pairs_3949ecbf + Always_Enabled + Use_ENA_Pin + + + choice_pairs_3e9ce7ae + Minimum_Area + Low_Power + Fixed_Primitives + + + choice_pairs_44b9b2d1 + ALL + NONE + WARNING_ONLY + GENERATE_X_ONLY + + + choice_pairs_63de7f78 + CE + SR + + + choice_pairs_716d2fba + Single_Bit_Error_Injection + Double_Bit_Error_Injection + Single_and_Double_Bit_Error_Injection + + + choice_pairs_a6697bba + Single_Port_RAM + True_Dual_Port_RAM + Single_Port_ROM + Dual_Port_ROM + + + choice_pairs_b91edaa2 + Memory_Slave + Peripheral_Slave + + + choice_pairs_c1013cbe + No_ECC + Soft_ECC + BuiltIn_ECC + + + choice_pairs_e4c322cb + AXI4_Full + AXI4_Lite + + + The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement. It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write port widths, as well as cores which can perform simultaneous write operations to separate locations, and simultaneous read operations from the same location. For more information on differences in interface and feature support between this core and the Dual Port Block Memory and Single Port Block Memory LogiCOREs, please consult the data sheet. + + + Component_Name + bd_9f2c_second_lmb_bram_I_0 + + + + true + + + + + + Interface_Type + Native + + + + true + + + + + + AXI_Type + AXI4_Full + + + + true + + + + + + AXI_Slave_Type + Memory_Slave + + + + true + + + + + + Use_AXI_ID + false + + + + false + + + + + + AXI_ID_Width + 4 + + + + false + + + + + + Memory_Type + True_Dual_Port_RAM + + + + true + + + + + + PRIM_type_to_Implement + BRAM + + + + true + + + + + + Enable_32bit_Address + true + + + + true + + + + + + ecctype + No_ECC + + + + false + + + + + + ECC + false + + + + false + + + + + + softecc + false + + + + false + + + + + + EN_SLEEP_PIN + false + + + + true + + + + + + EN_DEEPSLEEP_PIN + false + + + + false + + + + + + EN_SHUTDOWN_PIN + false + + + + false + + + + + + EN_ECC_PIPE + false + + + + false + + + + + + RD_ADDR_CHNG_A + false + + + + false + + + + + + RD_ADDR_CHNG_B + false + + + + false + + + + + + Use_Error_Injection_Pins + false + + + + false + + + + + + Error_Injection_Type + Single_Bit_Error_Injection + + + + false + + + + + + Use_Byte_Write_Enable + true + + + + false + + + + + + Byte_Size + 8 + + + + false + + + + + + Algorithm + Minimum_Area + + + + false + + + + + + Primitive + 8kx2 + + + + false + + + + + + Assume_Synchronous_Clk + false + + + + true + + + + + + Write_Width_A + 32 + + + + true + + + + + + Write_Depth_A + 8192 + + + + true + + + + + + Read_Width_A + 32 + + + + true + + + + + + Operating_Mode_A + WRITE_FIRST + + + + true + + + + + + Enable_A + Use_ENA_Pin + + + + false + + + + + + Write_Width_B + 32 + + + + true + + + + + + Read_Width_B + 32 + + + + true + + + + + + Operating_Mode_B + WRITE_FIRST + + + + true + + + + + + Enable_B + Use_ENB_Pin + + + + true + + + + + + Register_PortA_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortA_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEA_Pin + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortB_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEB_Pin + false + + + + false + + + + + + register_porta_input_of_softecc + false + + + + false + + + + + + register_portb_output_of_softecc + false + + + + false + + + + + + Pipeline_Stages + 0 + + + + false + + + + + + Load_Init_File + false + + + + false + + + + + + Coe_File + no_coe_file_loaded + + + + false + + + + + + Fill_Remaining_Memory_Locations + false + + + + false + + + + + + Remaining_Memory_Locations + 0 + + + + false + + + + + + Use_RSTA_Pin + true + + + + true + + + + + + Reset_Memory_Latch_A + false + + + + false + + + + + + Reset_Priority_A + CE + + + + false + + + + + + Output_Reset_Value_A + 0 + + + + true + + + + + + Use_RSTB_Pin + true + + + + true + + + + + + Reset_Memory_Latch_B + false + + + + false + + + + + + Reset_Priority_B + CE + + + + true + + + + + + Output_Reset_Value_B + 0 + + + + true + + + + + + Reset_Type + SYNC + + + + false + + + + + + Additional_Inputs_for_Power_Estimation + false + + + + true + + + + + + Port_A_Clock + 100 + + + + true + + + + + + Port_A_Write_Rate + 50 + + + + true + + + + + + Port_B_Clock + 100 + + + + true + + + + + + Port_B_Write_Rate + 50 + + + + true + + + + + + Port_A_Enable_Rate + 100 + + + + true + + + + + + Port_B_Enable_Rate + 100 + + + + true + + + + + + Collision_Warnings + ALL + + + + false + + + + + + Disable_Collision_Warnings + false + + + + false + + + + + + Disable_Out_of_Range_Warnings + false + + + + false + + + + + + use_bram_block + BRAM_Controller + + + + true + + + + + + MEM_FILE + bd_9f2c_second_lmb_bram_I_0.mem + + + + true + + + + + + CTRL_ECC_ALGO + NONE + + + + true + + + + + + EN_SAFETY_CKT + true + + + + true + + + + + + READ_LATENCY_A + 1 + + + + false + + + + + + READ_LATENCY_B + 1 + + + + false + + + + + + + + Block Memory Generator + + XPM_MEMORY + + 4 + + + + + + + + + + + + + + + + + + + + + + + + + 2019.2 + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xci b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xci new file mode 100644 index 0000000..75b4e99 --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xci @@ -0,0 +1,157 @@ + + + xilinx.com + xci + unknown + 1.0 + + + phy_ddr4_microblaze_mcs + + + Reset + + + CLK_BOARD_INTERFACE + bd_9f2c_Clk + 100000000 + 0 + 0.000 + RESET_BOARD_INTERFACE + 0 + ACTIVE_HIGH + 0 + 76547328 + Custom + phy_ddr4_microblaze_mcs + 0 + 0 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 100.0 + 0 + 32 + 0 + 32 + 0 + 32 + 0 + 32 + Custom + Custom + Custom + Custom + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0xFFFF + 1 + 0x0000 + 2 + 0xFFFF + 0 + 2 + 98304 + microblaze_0 + 1 + mcs_0 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + Custom + 1 + 9600 + Custom + 8 + 0 + 0 + 0 + 0 + 0 + 0 + false + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + virtexuplusHBM + + + xcvu37p + fsvh2892 + VERILOG + + MIXED + -2 + + E + TRUE + TRUE + IP_Flow + 12 + TRUE + . + + . + 2019.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xml b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xml new file mode 100644 index 0000000..ee7b158 --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xml @@ -0,0 +1,2190 @@ + + + xilinx.com + customized_ip + phy_ddr4_microblaze_mcs + 1.0 + + + CLK.Clk + + + + + + + CLK + + + Clk + + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + bd_9f2c_Clk + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + ASSOCIATED_ASYNC_RESET + Reset + + + none + + + + + BOARD.ASSOCIATED_PARAM + CLK_BOARD_INTERFACE + + + none + + + + + + + RST.Reset + + + + + + + RST + + + Reset + + + + + + POLARITY + ACTIVE_HIGH + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + BOARD.ASSOCIATED_PARAM + RESET_BOARD_INTERFACE + + + none + + + + + + + IO + + + + + + + ADDR_STROBE + + + IO_addr_strobe + + + + + ADDRESS + + + IO_address + + + + + BYTE_ENABLE + + + IO_byte_enable + + + + + READ_DATA + + + IO_read_data + + + + + READ_STROBE + + + IO_read_strobe + + + + + READY + + + IO_ready + + + + + WRITE_DATA + + + IO_write_data + + + + + WRITE_STROBE + + + IO_write_strobe + + + + + + TRACE + + + + + + + DATA_ACCESS + + + TRACE_data_access + + + + + DATA_ADDRESS + + + TRACE_data_address + + + + + DATA_BYTE_ENABLE + + + TRACE_data_byte_enable + + + + + DATA_READ + + + TRACE_data_read + + + + + DATA_WRITE + + + TRACE_data_write + + + + + DATA_WRITE_VALUE + + + TRACE_data_write_value + + + + + DCACHE_HIT + + + TRACE_dcache_hit + + + + + DCACHE_RDY + + + TRACE_dcache_rdy + + + + + DCACHE_READ + + + TRACE_dcache_read + + + + + DCACHE_REQ + + + TRACE_dcache_req + + + + + DELAY_SLOT + + + TRACE_delay_slot + + + + + EX_PIPERUN + + + TRACE_ex_piperun + + + + + EXCEPTION_KIND + + + TRACE_exception_kind + + + + + EXCEPTION_TAKEN + + + TRACE_exception_taken + + + + + ICACHE_HIT + + + TRACE_icache_hit + + + + + ICACHE_RDY + + + TRACE_icache_rdy + + + + + ICACHE_REQ + + + TRACE_icache_req + + + + + INSTRUCTION + + + TRACE_instruction + + + + + JUMP_HIT + + + TRACE_jump_hit + + + + + JUMP_TAKEN + + + TRACE_jump_taken + + + + + MB_HALTED + + + TRACE_mb_halted + + + + + MEM_PIPERUN + + + TRACE_mem_piperun + + + + + MSR_REG + + + TRACE_msr_reg + + + + + NEW_REG_VALUE + + + TRACE_new_reg_value + + + + + OF_PIPERUN + + + TRACE_of_piperun + + + + + PC + + + TRACE_pc + + + + + PID_REG + + + TRACE_pid_reg + + + + + REG_ADDR + + + TRACE_reg_addr + + + + + REG_WRITE + + + TRACE_reg_write + + + + + VALID_INSTR + + + TRACE_valid_instr + + + + + + + + + xilinx_elaborateports + Elaborate Ports + :vivado.xilinx.com:elaborate.ports + + xilinx_elaborateports_view_fileset + + + + outputProductCRC + 9:c06d4a05 + + + + + xilinx_elaboratebd + Elaborate BD + :vivado.xilinx.com:elaborate.bd + + xilinx_elaboratebd_view_fileset + + + + outputProductCRC + 9:7a78769b + + + + + + + Clk + + in + + + std_logic + xilinx_elaborateports + + + + + + Reset + + in + + + std_logic + xilinx_elaborateports + + + + + + TRACE_data_access + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_data_address + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_data_byte_enable + + out + + 0 + 3 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_data_read + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_data_write + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_data_write_value + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_dcache_hit + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_dcache_rdy + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_dcache_read + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_dcache_req + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_delay_slot + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_ex_piperun + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_exception_kind + + out + + 0 + 4 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_exception_taken + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_icache_hit + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_icache_rdy + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_icache_req + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_instruction + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_jump_hit + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_jump_taken + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_mb_halted + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_mem_piperun + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_msr_reg + + out + + 0 + 14 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_new_reg_value + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_of_piperun + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_pc + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_pid_reg + + out + + 0 + 7 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_reg_addr + + out + + 0 + 4 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_reg_write + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_valid_instr + + out + + + std_logic + xilinx_elaborateports + + + + + + IO_addr_strobe + + out + + + std_logic + xilinx_elaborateports + + + + + + IO_address + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + IO_byte_enable + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + IO_read_data + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + 0 + + + + + IO_read_strobe + + out + + + std_logic + xilinx_elaborateports + + + + + + IO_ready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + IO_write_data + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + IO_write_strobe + + out + + + std_logic + xilinx_elaborateports + + + + + + + + + choice_list_ac75ef1e + Custom + + + choice_list_f585525a + 110 + 300 + 1200 + 2400 + 4800 + 9600 + 19200 + 38400 + 57600 + 115200 + 128000 + 230400 + 460800 + 921600 + + + choice_pairs_007f01e9 + 0 + 1 + 2 + 3 + 4 + 5 + 7 + 8 + 9 + + + choice_pairs_0d2d32a8 + 0 + 1 + 2 + + + choice_pairs_366c5f3d + 0 + 1 + 2 + + + choice_pairs_4847022f + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 8 + 9 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_5502e96b + 1 + 2 + 3 + 4 + + + choice_pairs_563648c8 + 0 + 1 + + + choice_pairs_5f1e379e + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + 9 + + + choice_pairs_7ba91213 + 0 + 1 + 2 + 3 + + + choice_pairs_f0f6eb36 + 0 + 1 + 2 + 3 + 4 + 6 + 7 + 8 + 9 + + + choice_pairs_f7e0b771 + 4096 + 8192 + 12288 + 16384 + 20480 + 24576 + 32768 + 36864 + 40960 + 49152 + 65536 + 69632 + 73728 + 81920 + 98304 + 131072 + + + choice_pairs_ffa336e4 + 0 + 1 + + + + + xilinx_elaborateports_view_fileset + + ../bd_0/bd_9f2c.bd + block_diagram + + + + xilinx_elaboratebd_view_fileset + + ../bd_0/bd_9f2c.bd + block_diagram + + + + MicroBlaze Micro Controller System (MCS) is a light-weight general purpose micro controller system, based on the MicroBlaze processor. It is primarily intended for simple control applications, where a hardware solution would be less flexible and more difficult to implement. Software development with the Xilinx Software Development Kit (SDK) is supported, including a software driver for the peripherals. Debugging including UART is available either via SDK or directly with the Xilinx Microprocessor Debugger. +The MCS consists of the processor itself, local memory with sizes ranging from 4KB to 128KB, up to 4 Fixed Interval Timers, up to 4 Programmable Interval Timers, up to 4 32-bit General Purpose Output ports, up to 4 32-bit General Purpose Input ports, and an Interrupt Controller with up to 16 external interrupt inputs. + + + + JTAG_CHAIN + Debug JTAG User-defined Register + 2 + + + + false + + + + + + MICROBLAZE_INSTANCE + MicroBlaze Instance Name + microblaze_0 + + + AVOID_PRIMITIVES + 0 + + + PATH + Instance Hierarchical Design Name + mcs_0 + + + FREQ + Input Clock Frequency (MHz) + 100.0 + + + OPTIMIZATION + Select MicroBlaze Optimization + 1 + + + DEBUG_ENABLED + Enable Debug Support + 0 + + + USE_BSCAN + Select BSCAN location + 0 + + + + false + + + + + + BSCANID + Define BSCAN id + 76547328 + + + + false + + + + + + TRACE + Enable MicroBlaze Trace Bus + 1 + + + ECC + Error Correction Code + 0 + + + MEMSIZE + Memory Size + 98304 + + + USE_IO_BUS + Enable IO Bus + 1 + + + USE_UART_RX + Enable Receiver + 0 + + + + true + + + + + + USE_UART_TX + Enable Transmitter + 0 + + + + true + + + + + + UART_BAUDRATE + Define Baud Rate + 9600 + + + + false + + + + + + UART_PROG_BAUDRATE + Programmable Baud Rate + 0 + + + + false + + + + + + UART_DATA_BITS + Number of Data Bits + 8 + + + + false + + + + + + UART_USE_PARITY + Use Parity + 0 + + + + false + + + + + + UART_ODD_PARITY + Even or Odd Parity + 0 + + + + false + + + + + + UART_RX_INTERRUPT + Implement Receive Interrupt + 0 + + + + false + + + + + + UART_TX_INTERRUPT + Implement Transmit Interrupt + 0 + + + + false + + + + + + UART_ERROR_INTERRUPT + Implement Error Interrupt + 0 + + + + false + + + + + + USE_FIT1 + Use Timer + 0 + + + FIT1_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + false + + + + + + FIT1_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_FIT2 + Use Timer + 0 + + + FIT2_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + false + + + + + + FIT2_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_FIT3 + Use Timer + 0 + + + FIT3_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + false + + + + + + FIT3_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_FIT4 + Use Timer + 0 + + + FIT4_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + false + + + + + + FIT4_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_PIT1 + Use Timer + 0 + + + PIT1_SIZE + Number of Bits for Timer + 32 + + + + false + + + + + + PIT1_READABLE + Shall Counter Value Be Readable + 1 + + + + false + + + + + + PIT1_PRESCALER + Define Prescaler + 0 + + + + false + + + + + + PIT1_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_PIT2 + Use Timer + 0 + + + PIT2_SIZE + Number of Bits for Timer + 32 + + + + false + + + + + + PIT2_READABLE + Shall Counter Value Be Readable + 1 + + + + false + + + + + + PIT2_PRESCALER + Define Prescaler + 0 + + + + false + + + + + + PIT2_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_PIT3 + Use Timer + 0 + + + PIT3_SIZE + Number of Bits for Timer + 32 + + + + false + + + + + + PIT3_READABLE + Shall Counter Value Be Readable + 1 + + + + false + + + + + + PIT3_PRESCALER + Define Prescaler + 0 + + + + false + + + + + + PIT3_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_PIT4 + Use Timer + 0 + + + PIT4_SIZE + Number of Bits for Timer + 32 + + + + false + + + + + + PIT4_READABLE + Shall Counter Value Be Readable + 1 + + + + false + + + + + + PIT4_PRESCALER + Define Prescaler + 0 + + + + false + + + + + + PIT4_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_GPO1 + Use GPO + 0 + + + + true + + + + + + GPO1_SIZE + Number of Bits + 32 + + + + false + + + + + + GPO1_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + USE_GPO2 + Use GPO + 0 + + + + true + + + + + + GPO2_SIZE + Number of Bits + 32 + + + + false + + + + + + GPO2_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + USE_GPO3 + Use GPO + 0 + + + + true + + + + + + GPO3_SIZE + Number of Bits + 32 + + + + false + + + + + + GPO3_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + USE_GPO4 + Use GPO + 0 + + + + true + + + + + + GPO4_SIZE + Number of Bits + 32 + + + + false + + + + + + GPO4_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + USE_GPI1 + Use GPI + 0 + + + + true + + + + + + GPI1_SIZE + Number of Bits + 32 + + + + false + + + + + + GPI1_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_GPI2 + Use GPI + 0 + + + + true + + + + + + GPI2_SIZE + Number of Bits + 32 + + + + false + + + + + + GPI2_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_GPI3 + Use GPI + 0 + + + + true + + + + + + GPI3_SIZE + Number of Bits + 32 + + + + false + + + + + + GPI3_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_GPI4 + Use GPI + 0 + + + + true + + + + + + GPI4_SIZE + Number of Bits + 32 + + + + false + + + + + + GPI4_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + INTC_USE_EXT_INTR + Use External Interrupts + 0 + + + INTC_INTR_SIZE + Number of External Inputs + 1 + + + + false + + + + + + INTC_LEVEL_EDGE + Level or Edge of External Interrupts + 0x0000 + + + + false + + + + + + INTC_POSITIVE + Positive or Negative External Interrupts + 0xFFFF + + + + false + + + + + + INTC_ASYNC_INTR + Interrupts asynchronous + The setting of each bit in this option indicates whether the incoming interrupt is treated as asynchronous or not. 0 = Synchronous, 1 = Asynchronous. + 0xFFFF + + + + false + + + + + + INTC_NUM_SYNC_FF + Number of synchronization flip-flops + Number of synchronization flip-flops used to synchronize asynchronous interupt inputs + 2 + + + Component_Name + phy_ddr4_microblaze_mcs + + + USE_BOARD_FLOW + Generate Board based IO Constraints + false + + + CLK_BOARD_INTERFACE + Custom + + + + true + + + + + + RESET_BOARD_INTERFACE + Custom + + + + true + + + + + + GPIO1_BOARD_INTERFACE + Custom + + + + true + + + + + + GPIO2_BOARD_INTERFACE + Custom + + + + true + + + + + + GPIO3_BOARD_INTERFACE + Custom + + + + true + + + + + + GPIO4_BOARD_INTERFACE + Custom + + + + true + + + + + + UART_BOARD_INTERFACE + Custom + + + + true + + + + + + + + MicroBlaze MCS + + XPM_MEMORY + + 12 + + true + subcore + + + + + + + + + + + + + + + + 2019.2 + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xci b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xci new file mode 100644 index 0000000..40c77e0 --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xci @@ -0,0 +1,663 @@ + + + xilinx.com + xci + unknown + 1.0 + + + phy_ddr4_phy + + + 17 + 0 + 0 + 0 + 2 + HP_IO + 2 + X0Y7 + X0Y6 + X0Y46 + X0Y7 + 12 + DDR4_SDRAM + 1 + 0 + 0 + 2 + 1 + 10000 + 10 + 2 + 4 + 5 + 9 + 9 + 18 + 72 + {12{2'b00}} + { 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, + 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111110011, + 15'b111111111111111, 15'b111111111111111 } + 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b +000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, + 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_000_000_000_001_000_001_001_001_001_001_001_001, 39'b001_001_001_000_000_001_001_001_00 +1_001_001_001_001, 39'b000_001_001_001_001_101_101_001_001_001_001_001_001 + false + 1 + 4 + 72 + 0 + 1 + 0 + 0 + 2 + 0 + 0 + 0 + 0 + 0 + 0 + {{9{2'b11}}, {3{2'b00}}} + 12'b000000000000 + 1 + 3 + 2 + {13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b01111 +01111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0000101111111, 13'b1110011111111, + 13'b0111101111111 } + { 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, + 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b000010_11_11111_11, + 15'b111001_11_11111_11, 15'b011111_11_11111_11 } + {12{2'b11}} + FALSE + 1 + { 13'b0000011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000 +011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000101111111, 13'b1110011111111, + 13'b0111111111111 } + 1 + 0 + 4 + 1500 + 2 + 5 + 10 + 60 + 256 + DDR4_SDRAM + 15 + 9 + VCO + 10 + 9 + true + false + 1 + NONE + 72 + false + false + 0 + No + 10000 + 833 + MTA36ASF4G72PZ-2G3 + RDIMMs + 1.2V + 4:1 + false + false + Single + 1 + 1500 + 0.84 + no_file_loaded + false + 0 + 0 + 0 + 0 + NONE + phy_ddr4_phy + false + Disable + false + 1 + 1 + false + Phy_Only_Single + false + BFM + Differential + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + virtexuplusHBM + + + xcvu37p + fsvh2892 + VERILOG + + MIXED + -2 + + E + TRUE + TRUE + IP_Flow + 0 + TRUE + . + + . + 2019.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xml b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xml new file mode 100644 index 0000000..83dd4b2 --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xml @@ -0,0 +1,4885 @@ + + + xilinx.com + customized_ip + phy_ddr4_phy + 1.0 + + + + sys_clk_p + + in + + + wire + dummy_view + + + + 0 + + + + + + true + + + + + + sys_clk_n + + in + + + wire + dummy_view + + + + 0 + + + + + + true + + + + + + sys_clk_i + + in + + + wire + dummy_view + + + + 0 + + + + + + false + + + + + + mmcm_lock + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + pllGate + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + div_clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + div_clk_rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + riu_clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + riu_clk_rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + pll_lock + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + sys_clk_in + + out + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mmcm_clk_in + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + mcal_ACT_n + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_CAS_n + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_RAS_n + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_WE_n + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_ADR + + in + + 135 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_BA + + in + + 15 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_C + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_CKE + + in + + 15 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_CS_n + + in + + 15 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_ODT + + in + + 15 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_PAR + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_DMOut_n + + in + + 71 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_DQOut + + in + + 575 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_DQSOut + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rden_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rden_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_wrcs0_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_wrcs1_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_wrcs0_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_wrcs1_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rdcs0_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rdcs1_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rdcs0_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rdcs1_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_odt_upp + + in + + 62 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_odt_low + + in + + 62 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_t_b_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_t_b_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_rd_vref_value + + in + + 62 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_DMOut_n + + in + + 71 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_DQOut + + in + + 575 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_DQSOut + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rden_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rden_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_wrcs0_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_wrcs1_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_wrcs0_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_wrcs1_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rdcs0_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rdcs1_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rdcs0_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rdcs1_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_odt_upp + + in + + 62 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_odt_low + + in + + 62 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_t_b_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_t_b_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_fifo_rden + + in + + 116 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_fifo_rden + + in + + 116 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_DMIn_n + + out + + 71 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + mcal_DQIn + + out + + 575 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + phy_ready_riuclk + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + bisc_complete_riuclk + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + phy2clb_rd_dq_bits + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + bisc_byte + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + cal_RESET_n + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + en_vtc_riuclk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ub_rst_out_riuclk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + riu2clb_vld_read_data + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + riu_nibble_8 + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + riu_addr_cal + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + riu2clb_valid_riuclk + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + io_addr_strobe_clb2riu_riuclk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + io_address_riuclk + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + io_write_data_riuclk + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + io_write_strobe_riuclk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + phy2clb_fixdly_rdy_low_riuclk + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + phy2clb_fixdly_rdy_upp_riuclk + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + phy2clb_phy_rdy_upp_riuclk + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + phy2clb_phy_rdy_low_riuclk + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + dbg_bus + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_act_n + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_adr + + out + + 16 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_ba + + out + + 1 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_bg + + out + + 1 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_c + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_cke + + out + + 1 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_odt + + out + + 1 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_parity + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_cs_n + + out + + 1 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_ck_t + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_ck_c + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_reset_n + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_dm_dbi_n + + inout + + 8 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + mcal_CK_c + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_CK_t + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ddr4_dq + + inout + + 71 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_dqs_c + + inout + + 17 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_dqs_t + + inout + + 17 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + mcal_BG + + in + + 15 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + + + C0.ControllerType + ControllerType + DDR4_SDRAM + + + BANK_TYPE + Bank Type + HP_IO + + + ADDR_WIDTH + ADDR WIDTH + 17 + + + BANK_WIDTH + BANK WIDTH + 2 + + + BANK_GROUP_WIDTH + BANK GROUP WIDTH + 2 + + + LR_WIDTH + LR WIDTH + 1 + + + CKE_WIDTH + CKE WIDTH + 2 + + + COLUMN_WIDTH + COLUMN WIDTH + 10 + + + CS_WIDTH + CS WIDTH + 2 + + + ODT_WIDTH + ODT WIDTH + 2 + + + DQ_WIDTH + DQ WIDTH + 72 + + + DQS_WIDTH + DQS WIDTH + 18 + + + DM_WIDTH + DM WIDTH + 9 + + + MR0 + Mode register_0 value + 0 + + + MR2 + Mode register_0 value + 0 + + + tCK + tCK + 1500 + + + tXPR + tXPR + 60 + + + nCK_PER_CLK + nCK PER CLK + 4 + + + tMRD + tMRD + 2 + + + tZQINIT + tZQINIT + 256 + + + MEM_COMP_WIDTH + MEM COMP WIDTH + 4 + + + MEM_DEVICE_WIDTH + MEMORY DEVICE WIDTH + 72 + + + PLL_WIDTH + PLL WIDTH + 3 + + + IOBTYPE + IOBTYPE + 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b +000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, + 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_000_000_000_001_000_001_001_001_001_001_001_001, 39'b001_001_001_000_000_001_001_001_00 +1_001_001_001_001, 39'b000_001_001_001_001_101_101_001_001_001_001_001_001 + + + BYTES + BYTES + 12 + + + DBYTES + DBYTES + 9 + + + PING_PONG_CH1_BYTES_MAP + PING_PONG_CH1_BYTES_MAP + 12'b000000000000 + + + PING_PONG_PHY + PING PONG PHY + 1 + + + RX_DATA_TYPE + RX DATA TYPE + { 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, + 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b000010_11_11111_11, + 15'b111001_11_11111_11, 15'b011111_11_11111_11 } + + + INIT + INIT + { 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, + 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111110011, + 15'b111111111111111, 15'b111111111111111 } + + + SELF_CALIBRATE + SELF CALIBRATE + {12{2'b11}} + + + TX_OUTPUT_PHASE_90 + TX OUTPUT PHASE 90 + { 13'b0000011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000 +011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000101111111, 13'b1110011111111, + 13'b0111111111111 } + + + RXTX_BITSLICE_EN + RXTX BITSLICE EN + {13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b01111 +01111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0000101111111, 13'b1110011111111, + 13'b0111101111111 } + + + EN_OTHER_PN_CLOCK_PARAM + EN OTHER PN CLOCK PARAM + {12{2'b00}} + + + PHY_BYTE_ALLOC_PARAM + PHY BYTE ALLOC PARAM + {{9{2'b11}}, {3{2'b00}}} + + + DATA_BUF_ADDR_WIDTH + DATA BUF ADDR WIDTH + 5 + + + CLKIN_PERIOD + CLKIN PERIOD + 10000 + + + MEM_TYPE + MEM TYPE + 0 + + + AXI_ID_WIDTH + AXI ID WIDTH + 0 + + + AXI_DATA_WIDTH + AXI DATA WIDTH + 0 + + + AXI_ADDR_WIDTH + AXI ADDR WIDTH + 0 + + + USE_DM_PORT + USE DM PORT + 0 + + + BUFG_LOC_1 + BUFG LOC 1 + X0Y46 + + + BUFG_LOC_2 + BUFG LOC 2 + X0Y7 + + + BUFG_DIV_LOC_1 + BUFG DIV LOC 1 + X0Y7 + + + BUFG_DIV_LOC_2 + BUFG DIV LOC 2 + X0Y6 + + + PBLOCK_SLICE_LOC + PBLOCK SLICE LOC + 0 + + + PBLOCK_RAMB36_LOC + PBLOCK RAMB36 LOC + 0 + + + PBLOCK_RAMB18_LOC + PBLOCK RAMB18 LOC + 0 + + + PBLOCK_SLICE_LOC_SC + PBLOCK SLICE LOC SC + 0 + + + PBLOCK_RAMB36_LOC_SC + PBLOCK RAMB36 LOC SC + 0 + + + PBLOCK_RAMB18_LOC_SC + PBLOCK RAMB18 LOC SC + 0 + + + MMCM_IDX_BANK + MMCM IDX BANK + 1 + + + CENTER_BANK_CLOCK_REGION + CENTER BANK CLOCK REGION + 0 + + + CENTER_BANK_MMCME3_ADV_SITE + CENTER BANK MMCME3 ADV SITE + 0 + + + SYSCLK_CENTER_INFO + SYSCLK_CENTER_INFO + FALSE + + + tWR + tWR + 10 + + + tRTP + tRTP + 5 + + + RANK_WIDTH + RANK WIDTH + 2 + + + CK_WIDTH + CK WIDTH + 1 + + + DATABITS_PER_STROBE + DATABITS PER STROBE + 4 + + + USE_CS_PORT + USE CS PORT + 1 + + + CA_MIRROR + CA MIRROR + 1 + + + IS_CUSTOM + IS CUSTOM + false + + + Slot + Slot + 1 + + + + + + phy_ddr4_phy + + + + PHY for DDR4 interfaces for Ultrascale Architecture + + + C0.ControllerType + DDR4_SDRAM + + + IS_FROM_PHY + 1 + + + Phy_Only + Phy_Only_Single + + + No_Controller + 1 + + + Default_Bank_Selections + Default Bank Selections + false + + + Debug_Signal + Disable + + + Simulation_Mode + BFM + + + PARTIAL_RECONFIG_FLOW_MIG + false + + + CLKOUT1_DIVIDE + 0 + + + CLKOUT2_DIVIDE + 0 + + + CLKOUT3_DIVIDE + 0 + + + CLKOUT4_DIVIDE + 0 + + + System_Clock + Differential + + + RECONFIG_XSDB_SAVE_RESTORE + false + + + DIFF_TERM_SYSCLK + false + + + C0.DDR4_TimePeriod + 1500 + + + C0.DDR4_InputClockPeriod + 10000 + + + C0.DDR4_CLKFBOUT_MULT + 15 + + + C0.DDR4_DIVCLK_DIVIDE + 1 + + + C0.DDR4_CLKOUT0_DIVIDE + 9 + + + C0.DDR4_PhyClockRatio + 4:1 + + + C0.DDR4_MemoryType + RDIMMs + + + C0.DDR4_MemoryPart + MTA36ASF4G72PZ-2G3 + + + C0.DDR4_Slot + Single + + + C0.DDR4_MemoryVoltage + 1.2V + + + C0.DDR4_DataWidth + 72 + + + C0.DDR4_DataMask + NONE + + + C0.DDR4_Ecc + false + + + C0.DDR4_CasLatency + 10 + + + C0.DDR4_CasWriteLatency + 9 + + + C0.DDR4_ChipSelect + true + + + C0.DDR4_isCKEShared + false + + + C0.DDR4_CLKOUTPHY_MODE + CLKOUTPHY MODE + VCO + + + C0.DDR4_HR_MIN_FREQ + High Range Supported frequency + 0 + + + C0.DDR4_MIN_PERIOD + Memory Min Period + 833 + + + C0.DDR4_IS_FASTER_SPEED_RAM + Indicates Faster Speed RAM Support + No + + + C0.DDR4_VrefVoltage + Vref Voltage + 0.84 + + + C0.DDR4_customPartAbsPath + no_file_loaded + + + C0.DDR4_StackHeight + 1 + + + CUSTOM_PART_ATTRIBUTES + NONE + + + C0.DDR4_SELF_REFRESH + false + + + C0.DDR4_SAVE_RESTORE + false + + + C0.DDR4_Clamshell + false + + + C0.DDR4_Enable_LVAUX + false + + + c0_dq_0 + NONE + + + c0_dq_1 + NONE + + + c0_dq_2 + NONE + + + c0_dq_3 + NONE + + + c0_dq_4 + NONE + + + c0_dq_5 + NONE + + + c0_dq_6 + NONE + + + c0_dq_7 + NONE + + + c0_dq_8 + NONE + + + c0_dq_9 + NONE + + + c0_dq_10 + NONE + + + c0_dq_11 + NONE + + + c0_dq_12 + NONE + + + c0_dq_13 + NONE + + + c0_dq_14 + NONE + + + c0_dq_15 + NONE + + + c0_dq_16 + NONE + + + c0_dq_17 + NONE + + + c0_dq_18 + NONE + + + c0_dq_19 + NONE + + + c0_dq_20 + NONE + + + c0_dq_21 + NONE + + + c0_dq_22 + NONE + + + c0_dq_23 + NONE + + + c0_dq_24 + NONE + + + c0_dq_25 + NONE + + + c0_dq_26 + NONE + + + c0_dq_27 + NONE + + + c0_dq_28 + NONE + + + c0_dq_29 + NONE + + + c0_dq_30 + NONE + + + c0_dq_31 + NONE + + + c0_dq_32 + NONE + + + c0_dq_33 + NONE + + + c0_dq_34 + NONE + + + c0_dq_35 + NONE + + + c0_dq_36 + NONE + + + c0_dq_37 + NONE + + + c0_dq_38 + NONE + + + c0_dq_39 + NONE + + + c0_dq_40 + NONE + + + c0_dq_41 + NONE + + + c0_dq_42 + NONE + + + c0_dq_43 + NONE + + + c0_dq_44 + NONE + + + c0_dq_45 + NONE + + + c0_dq_46 + NONE + + + c0_dq_47 + NONE + + + c0_dq_48 + NONE + + + c0_dq_49 + NONE + + + c0_dq_50 + NONE + + + c0_dq_51 + NONE + + + c0_dq_52 + NONE + + + c0_dq_53 + NONE + + + c0_dq_54 + NONE + + + c0_dq_55 + NONE + + + c0_dq_56 + NONE + + + c0_dq_57 + NONE + + + c0_dq_58 + NONE + + + c0_dq_59 + NONE + + + c0_dq_60 + NONE + + + c0_dq_61 + NONE + + + c0_dq_62 + NONE + + + c0_dq_63 + NONE + + + c0_dq_64 + NONE + + + c0_dq_65 + NONE + + + c0_dq_66 + NONE + + + c0_dq_67 + NONE + + + c0_dq_68 + NONE + + + c0_dq_69 + NONE + + + c0_dq_70 + NONE + + + c0_dq_71 + NONE + + + c0_dq_72 + NONE + + + c0_dq_73 + NONE + + + c0_dq_74 + NONE + + + c0_dq_75 + NONE + + + c0_dq_76 + NONE + + + c0_dq_77 + NONE + + + c0_dq_78 + NONE + + + c0_dq_79 + NONE + + + c0_dq_80 + NONE + + + c0_dq_81 + NONE + + + c0_dq_82 + NONE + + + c0_dq_83 + NONE + + + c0_dq_84 + NONE + + + c0_dq_85 + NONE + + + c0_dq_86 + NONE + + + c0_dq_87 + NONE + + + c0_dq_88 + NONE + + + c0_dq_89 + NONE + + + c0_dq_90 + NONE + + + c0_dq_91 + NONE + + + c0_dq_92 + NONE + + + c0_dq_93 + NONE + + + c0_dq_94 + NONE + + + c0_dq_95 + NONE + + + c0_dq_96 + NONE + + + c0_dq_97 + NONE + + + c0_dq_98 + NONE + + + c0_dq_99 + NONE + + + c0_dq_100 + NONE + + + c0_dq_101 + NONE + + + c0_dq_102 + NONE + + + c0_dq_103 + NONE + + + c0_dq_104 + NONE + + + c0_dq_105 + NONE + + + c0_dq_106 + NONE + + + c0_dq_107 + NONE + + + c0_dq_108 + NONE + + + c0_dq_109 + NONE + + + c0_dq_110 + NONE + + + c0_dq_111 + NONE + + + c0_dq_112 + NONE + + + c0_dq_113 + NONE + + + c0_dq_114 + NONE + + + c0_dq_115 + NONE + + + c0_dq_116 + NONE + + + c0_dq_117 + NONE + + + c0_dq_118 + NONE + + + c0_dq_119 + NONE + + + c0_dq_120 + NONE + + + c0_dq_121 + NONE + + + c0_dq_122 + NONE + + + c0_dq_123 + NONE + + + c0_dq_124 + NONE + + + c0_dq_125 + NONE + + + c0_dq_126 + NONE + + + c0_dq_127 + NONE + + + c0_dq_128 + NONE + + + c0_dq_129 + NONE + + + c0_dq_130 + NONE + + + c0_dq_131 + NONE + + + c0_dq_132 + NONE + + + c0_dq_133 + NONE + + + c0_dq_134 + NONE + + + c0_dq_135 + NONE + + + c0_dq_136 + NONE + + + c0_dq_137 + NONE + + + c0_dq_138 + NONE + + + c0_dq_139 + NONE + + + c0_dq_140 + NONE + + + c0_dq_141 + NONE + + + c0_dq_142 + NONE + + + c0_dq_143 + NONE + + + c0_adr_0 + NONE + + + c0_adr_1 + NONE + + + c0_adr_2 + NONE + + + c0_adr_3 + NONE + + + c0_adr_4 + NONE + + + c0_adr_5 + NONE + + + c0_adr_6 + NONE + + + c0_adr_7 + NONE + + + c0_adr_8 + NONE + + + c0_adr_9 + NONE + + + c0_adr_10 + NONE + + + c0_adr_11 + NONE + + + c0_adr_12 + NONE + + + c0_adr_13 + NONE + + + c0_adr_14 + NONE + + + c0_adr_15 + NONE + + + c0_adr_16 + NONE + + + c0_adr_17 + NONE + + + c0_adr_18 + NONE + + + c0_adr_19 + NONE + + + c0_adr_20 + NONE + + + c0_adr_21 + NONE + + + c0_addr_0 + NONE + + + c0_addr_1 + NONE + + + c0_addr_2 + NONE + + + c0_addr_3 + NONE + + + c0_addr_4 + NONE + + + c0_addr_5 + NONE + + + c0_addr_6 + NONE + + + c0_addr_7 + NONE + + + c0_addr_8 + NONE + + + c0_addr_9 + NONE + + + c0_addr_10 + NONE + + + c0_addr_11 + NONE + + + c0_addr_12 + NONE + + + c0_addr_13 + NONE + + + c0_addr_14 + NONE + + + c0_addr_15 + NONE + + + c0_addr_16 + NONE + + + c0_addr_17 + NONE + + + c0_addr_18 + NONE + + + c0_addr_19 + NONE + + + c0_addr_20 + NONE + + + c0_addr_21 + NONE + + + c0_dm_0 + NONE + + + c0_dm_1 + NONE + + + c0_dm_2 + NONE + + + c0_dm_3 + NONE + + + c0_dm_4 + NONE + + + c0_dm_5 + NONE + + + c0_dm_6 + NONE + + + c0_dm_7 + NONE + + + c0_dm_8 + NONE + + + c0_dm_9 + NONE + + + c0_dm_10 + NONE + + + c0_dm_11 + NONE + + + c0_dm_12 + NONE + + + c0_dm_13 + NONE + + + c0_dm_14 + NONE + + + c0_dm_15 + NONE + + + c0_dm_16 + NONE + + + c0_dm_17 + NONE + + + c0_dm_18 + NONE + + + c0_dm_19 + NONE + + + c0_dm_20 + NONE + + + c0_dm_21 + NONE + + + c0_dm_22 + NONE + + + c0_dm_23 + NONE + + + c0_dm_24 + NONE + + + c0_dm_25 + NONE + + + c0_dm_26 + NONE + + + c0_dm_27 + NONE + + + c0_dm_28 + NONE + + + c0_dm_29 + NONE + + + c0_dm_30 + NONE + + + c0_dm_31 + NONE + + + c0_dm_32 + NONE + + + c0_dm_33 + NONE + + + c0_dm_34 + NONE + + + c0_dm_35 + NONE + + + c0_dm_dbi_n_0 + NONE + + + c0_dm_dbi_n_1 + NONE + + + c0_dm_dbi_n_2 + NONE + + + c0_dm_dbi_n_3 + NONE + + + c0_dm_dbi_n_4 + NONE + + + c0_dm_dbi_n_5 + NONE + + + c0_dm_dbi_n_6 + NONE + + + c0_dm_dbi_n_7 + NONE + + + c0_dm_dbi_n_8 + NONE + + + c0_dm_dbi_n_9 + NONE + + + c0_dm_dbi_n_10 + NONE + + + c0_dm_dbi_n_11 + NONE + + + c0_dm_dbi_n_12 + NONE + + + c0_dm_dbi_n_13 + NONE + + + c0_dm_dbi_n_14 + NONE + + + c0_dm_dbi_n_15 + NONE + + + c0_dm_dbi_n_16 + NONE + + + c0_dm_dbi_n_17 + NONE + + + c0_dm_dbi_n_18 + NONE + + + c0_dm_dbi_n_19 + NONE + + + c0_dm_dbi_n_20 + NONE + + + c0_dm_dbi_n_21 + NONE + + + c0_dm_dbi_n_22 + NONE + + + c0_dm_dbi_n_23 + NONE + + + c0_dm_dbi_n_24 + NONE + + + c0_dm_dbi_n_25 + NONE + + + c0_dm_dbi_n_26 + NONE + + + c0_dm_dbi_n_27 + NONE + + + c0_dm_dbi_n_28 + NONE + + + c0_dm_dbi_n_29 + NONE + + + c0_dm_dbi_n_30 + NONE + + + c0_dm_dbi_n_31 + NONE + + + c0_dm_dbi_n_32 + NONE + + + c0_dm_dbi_n_33 + NONE + + + c0_dm_dbi_n_34 + NONE + + + c0_dm_dbi_n_35 + NONE + + + c0_dqs_t_0 + NONE + + + c0_dqs_t_1 + NONE + + + c0_dqs_t_2 + NONE + + + c0_dqs_t_3 + NONE + + + c0_dqs_t_4 + NONE + + + c0_dqs_t_5 + NONE + + + c0_dqs_t_6 + NONE + + + c0_dqs_t_7 + NONE + + + c0_dqs_t_8 + NONE + + + c0_dqs_t_9 + NONE + + + c0_dqs_t_10 + NONE + + + c0_dqs_t_11 + NONE + + + c0_dqs_t_12 + NONE + + + c0_dqs_t_13 + NONE + + + c0_dqs_t_14 + NONE + + + c0_dqs_t_15 + NONE + + + c0_dqs_t_16 + NONE + + + c0_dqs_t_17 + NONE + + + c0_dqs_t_18 + NONE + + + c0_dqs_t_19 + NONE + + + c0_dqs_t_20 + NONE + + + c0_dqs_t_21 + NONE + + + c0_dqs_t_22 + NONE + + + c0_dqs_t_23 + NONE + + + c0_dqs_t_24 + NONE + + + c0_dqs_t_25 + NONE + + + c0_dqs_t_26 + NONE + + + c0_dqs_t_27 + NONE + + + c0_dqs_t_28 + NONE + + + c0_dqs_t_29 + NONE + + + c0_dqs_t_30 + NONE + + + c0_dqs_t_31 + NONE + + + c0_dqs_t_32 + NONE + + + c0_dqs_t_33 + NONE + + + c0_dqs_t_34 + NONE + + + c0_dqs_t_35 + NONE + + + c0_dqs_c_0 + NONE + + + c0_dqs_c_1 + NONE + + + c0_dqs_c_2 + NONE + + + c0_dqs_c_3 + NONE + + + c0_dqs_c_4 + NONE + + + c0_dqs_c_5 + NONE + + + c0_dqs_c_6 + NONE + + + c0_dqs_c_7 + NONE + + + c0_dqs_c_8 + NONE + + + c0_dqs_c_9 + NONE + + + c0_dqs_c_10 + NONE + + + c0_dqs_c_11 + NONE + + + c0_dqs_c_12 + NONE + + + c0_dqs_c_13 + NONE + + + c0_dqs_c_14 + NONE + + + c0_dqs_c_15 + NONE + + + c0_dqs_c_16 + NONE + + + c0_dqs_c_17 + NONE + + + c0_dqs_c_18 + NONE + + + c0_dqs_c_19 + NONE + + + c0_dqs_c_20 + NONE + + + c0_dqs_c_21 + NONE + + + c0_dqs_c_22 + NONE + + + c0_dqs_c_23 + NONE + + + c0_dqs_c_24 + NONE + + + c0_dqs_c_25 + NONE + + + c0_dqs_c_26 + NONE + + + c0_dqs_c_27 + NONE + + + c0_dqs_c_28 + NONE + + + c0_dqs_c_29 + NONE + + + c0_dqs_c_30 + NONE + + + c0_dqs_c_31 + NONE + + + c0_dqs_c_32 + NONE + + + c0_dqs_c_33 + NONE + + + c0_dqs_c_34 + NONE + + + c0_dqs_c_35 + NONE + + + c0_dqs_n_0 + NONE + + + c0_dqs_n_1 + NONE + + + c0_dqs_n_2 + NONE + + + c0_dqs_n_3 + NONE + + + c0_dqs_n_4 + NONE + + + c0_dqs_n_5 + NONE + + + c0_dqs_n_6 + NONE + + + c0_dqs_n_7 + NONE + + + c0_dqs_n_8 + NONE + + + c0_dqs_n_9 + NONE + + + c0_dqs_n_10 + NONE + + + c0_dqs_n_11 + NONE + + + c0_dqs_n_12 + NONE + + + c0_dqs_n_13 + NONE + + + c0_dqs_n_14 + NONE + + + c0_dqs_n_15 + NONE + + + c0_dqs_n_16 + NONE + + + c0_dqs_n_17 + NONE + + + c0_dqs_n_18 + NONE + + + c0_dqs_n_19 + NONE + + + c0_dqs_n_20 + NONE + + + c0_dqs_n_21 + NONE + + + c0_dqs_n_22 + NONE + + + c0_dqs_n_23 + NONE + + + c0_dqs_n_24 + NONE + + + c0_dqs_n_25 + NONE + + + c0_dqs_n_26 + NONE + + + c0_dqs_n_27 + NONE + + + c0_dqs_n_28 + NONE + + + c0_dqs_n_29 + NONE + + + c0_dqs_n_30 + NONE + + + c0_dqs_n_31 + NONE + + + c0_dqs_n_32 + NONE + + + c0_dqs_n_33 + NONE + + + c0_dqs_n_34 + NONE + + + c0_dqs_n_35 + NONE + + + c0_dqs_p_0 + NONE + + + c0_dqs_p_1 + NONE + + + c0_dqs_p_2 + NONE + + + c0_dqs_p_3 + NONE + + + c0_dqs_p_4 + NONE + + + c0_dqs_p_5 + NONE + + + c0_dqs_p_6 + NONE + + + c0_dqs_p_7 + NONE + + + c0_dqs_p_8 + NONE + + + c0_dqs_p_9 + NONE + + + c0_dqs_p_10 + NONE + + + c0_dqs_p_11 + NONE + + + c0_dqs_p_12 + NONE + + + c0_dqs_p_13 + NONE + + + c0_dqs_p_14 + NONE + + + c0_dqs_p_15 + NONE + + + c0_dqs_p_16 + NONE + + + c0_dqs_p_17 + NONE + + + c0_dqs_p_18 + NONE + + + c0_dqs_p_19 + NONE + + + c0_dqs_p_20 + NONE + + + c0_dqs_p_21 + NONE + + + c0_dqs_p_22 + NONE + + + c0_dqs_p_23 + NONE + + + c0_dqs_p_24 + NONE + + + c0_dqs_p_25 + NONE + + + c0_dqs_p_26 + NONE + + + c0_dqs_p_27 + NONE + + + c0_dqs_p_28 + NONE + + + c0_dqs_p_29 + NONE + + + c0_dqs_p_30 + NONE + + + c0_dqs_p_31 + NONE + + + c0_dqs_p_32 + NONE + + + c0_dqs_p_33 + NONE + + + c0_dqs_p_34 + NONE + + + c0_dqs_p_35 + NONE + + + c0_ba_0 + NONE + + + c0_ba_1 + NONE + + + c0_ba_2 + NONE + + + c0_ba_3 + NONE + + + c0_bg_0 + NONE + + + c0_bg_1 + NONE + + + c0_bg_2 + NONE + + + c0_c_0 + NONE + + + c0_c_1 + NONE + + + c0_c_2 + NONE + + + c0_cke_0 + NONE + + + c0_cke_1 + NONE + + + c0_cke_2 + NONE + + + c0_cke_3 + NONE + + + c0_ck_p_0 + NONE + + + c0_ck_p_1 + NONE + + + c0_ck_p_2 + NONE + + + c0_ck_p_3 + NONE + + + c0_ck_n_0 + NONE + + + c0_ck_n_1 + NONE + + + c0_ck_n_2 + NONE + + + c0_ck_n_3 + NONE + + + c0_cs_n_0 + NONE + + + c0_cs_n_1 + NONE + + + c0_cs_n_2 + NONE + + + c0_cs_n_3 + NONE + + + c0_cs_n_4 + NONE + + + c0_cs_n_5 + NONE + + + c0_cs_n_6 + NONE + + + c0_cs_n_7 + NONE + + + c0_odt_0 + NONE + + + c0_odt_1 + NONE + + + c0_odt_2 + NONE + + + c0_odt_3 + NONE + + + c0_ck_t_0 + NONE + + + c0_ck_t_1 + NONE + + + c0_ck_t_2 + NONE + + + c0_ck_t_3 + NONE + + + c0_ck_c_0 + NONE + + + c0_ck_c_1 + NONE + + + c0_ck_c_2 + NONE + + + c0_ck_c_3 + NONE + + + c0_reset_n + NONE + + + c0_act_n + NONE + + + c0_ras_n + NONE + + + c0_cas_n + NONE + + + c0_we_n + NONE + + + c0_parity + NONE + + + c0_ck_p + NONE + + + c0_ck_n + NONE + + + c0_cs_n + NONE + + + sys_rst + NONE + + + c0_sys_clk_n + NONE + + + c0_sys_clk_p + NONE + + + c0_data_compare_error + NONE + + + c0_init_calib_complete + NONE + + + Component_Name + phy_ddr4_phy + + + + + DDR4 SDRAM PHY IP + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2019.2 + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xci b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xci new file mode 100644 index 0000000..f0e7959 --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xci @@ -0,0 +1,461 @@ + + + xilinx.com + xci + unknown + 1.0 + + + phy_ddr4 + + + + + + 0 + + + + 0 + + + + 0 + + + + 0 + TDM + 8 + false + 11 + 11 + true + + true + 8 + + COMPONENTS + ROW_COLUMN_BANK + Single + 1250 + 0 + + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + false + 100000000 + + + + 100000000 + 0 + 0.000 + 0 + 32 + 576 + 72 + X0Y7 + X0Y6 + X0Y46 + X0Y7 + 0 + 0 + DDR4_SDRAM + 17 + 0 + false + 32 + 64 + 4 + 2 + 2 + 0 + 0 + 1 + 2 + 1 + 0 + 15 + 10000 + 9 + 0 + VCO + 10 + 8Gb + 32 + 2 + 0 + 0 + 4 + 18 + 0 + 938 + 1 + 9 + 18 + 72 + 0 + 1.2V + false + No + 1600 + 0 + 0 + MTA36ASF4G72PZ-2G3 + RDIMMs + 4 + 32GB + 8 + 8192 + 72 + 34359738368 + 833 + DDR4_833_Timing + 0 + 0 + 2 + 0 + 2 + 17 + 0 + 0 + 083 + 1 + 1 + 166500000 + 1 + 0 + 0.84 + 0 + 4 + 2 + 5 + 1500 + 0 + 9 + 16 + 2 + 22 + 10 + 5200 + 234 + 80 + 10 + + 4 + 3 + 4 + 5 + 10 + + 5 + 2 + 60 + 128 + 0 + 256 + DDR4 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + FALSE + 10000 + 0 + 0 + 0 + 0 + 0 + 0 + NONE + Disable + 1 + 0.0 + 0 + 0.0 + 0 + 0.0 + 0 + 0.0 + 0 + 1 + BFM + None + None + None + None + 0 + 17 + 2 + 2 + 1 + 2 + DDR4_SDRAM + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + false + false + 32 + RD_PRI_REG + 64 + 4 + false + false + 0 + 0 + 0 + 0 + 8 + Sequential + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 15 + 9 + 0 + 0 + 0 + 0 + 512 + 10 + 9 + true + false + no_file_loaded + 1 + NONE + 72 + false + false + 10000 + 0 + 0 + false + ROW_COLUMN_BANK + MainMemory + MTA36ASF4G72PZ-2G3 + RDIMMs + 1.2V + 0 + 0 + 0 + 0 + RZQ/6 + Normal + RZQ/7 + 0 + 4:1 + false + false + false + Single + false + 0 + 0 + 0 + 0 + 1500 + false + false + false + 0 + 0 + 0 + 5 + 1 + false + 2 + 1 + Custom + Custom + false + phy_ddr4 + false + false + Disable + false + true + SIMPLE_TG + OFF + false + 1 + false + 1 + false + 1 + Phy_Only_Single + false + Custom + Differential + false + BFM + Differential + false + false + false + virtexuplusHBM + + + xcvu37p + fsvh2892 + VERILOG + + MIXED + -2 + + E + TRUE + TRUE + IP_Flow + 8 + TRUE + . + + . + 2019.2 + OUT_OF_CONTEXT + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xml b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xml new file mode 100644 index 0000000..af8733f --- /dev/null +++ b/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xml @@ -0,0 +1,8312 @@ + + + xilinx.com + customized_ip + phy_ddr4 + 1.0 + + + C0_SYS_CLK + + + + true + + + + CLK_N + + + c0_sys_clk_n + + + + + CLK_P + + + c0_sys_clk_p + + + + + + BOARD.ASSOCIATED_PARAM + C0_CLOCK_BOARD_INTERFACE + + + CAN_DEBUG + false + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + + + + true + + + + + + C0_SYS_CLK_I + + + + true + + + + CLK + + + c0_sys_clk_i + + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + C0_DDR4 + + + + true + + + + ACT_N + + + c0_ddr4_act_n + + + + + ADR + + + c0_ddr4_adr + + + + + BA + + + c0_ddr4_ba + + + + + BG + + + c0_ddr4_bg + + + + + C_ID + + + c0_ddr4_c + + + + + CK_C + + + c0_ddr4_ck_c + + + + + CK_T + + + c0_ddr4_ck_t + + + + + CKE + + + c0_ddr4_cke + + + + + CS_N + + + c0_ddr4_cs_n + + + + + DM_N + + + c0_ddr4_dm_dbi_n + + + + + DQ + + + c0_ddr4_dq + + + + + DQS_C + + + c0_ddr4_dqs_c + + + + + DQS_T + + + c0_ddr4_dqs_t + + + + + ODT + + + c0_ddr4_odt + + + + + PAR + + + c0_ddr4_parity + + + + + RESET_N + + + c0_ddr4_reset_n + + + + + + BOARD.ASSOCIATED_PARAM + C0_DDR4_BOARD_INTERFACE + + + CAN_DEBUG + false + + + none + + + + + TIMEPERIOD_PS + 1250 + + + none + + + + + MEMORY_TYPE + COMPONENTS + + + none + + + + + MEMORY_PART + + + + none + + + + + DATA_WIDTH + 8 + + + none + + + + + CS_ENABLED + true + + + none + + + + + DATA_MASK_ENABLED + true + + + none + + + + + SLOT + Single + + + none + + + + + CUSTOM_PARTS + + + + none + + + + + MEM_ADDR_MAP + ROW_COLUMN_BANK + + + none + + + + + BURST_LENGTH + 8 + + + none + + + + + AXI_ARBITRATION_SCHEME + TDM + + + none + + + + + CAS_LATENCY + 11 + + + none + + + + + CAS_WRITE_LATENCY + 11 + + + none + + + + + + + + false + + + + + + C0_DDR4_S_AXI_CTRL + + + + + + true + + + + ARADDR + + + c0_ddr4_s_axi_ctrl_araddr + + + + + ARREADY + + + c0_ddr4_s_axi_ctrl_arready + + + + + ARVALID + + + c0_ddr4_s_axi_ctrl_arvalid + + + + + AWADDR + + + c0_ddr4_s_axi_ctrl_awaddr + + + + + AWREADY + + + c0_ddr4_s_axi_ctrl_awready + + + + + AWVALID + + + c0_ddr4_s_axi_ctrl_awvalid + + + + + BREADY + + + c0_ddr4_s_axi_ctrl_bready + + + + + BRESP + + + c0_ddr4_s_axi_ctrl_bresp + + + + + BVALID + + + c0_ddr4_s_axi_ctrl_bvalid + + + + + RDATA + + + c0_ddr4_s_axi_ctrl_rdata + + + + + RREADY + + + c0_ddr4_s_axi_ctrl_rready + + + + + RRESP + + + c0_ddr4_s_axi_ctrl_rresp + + + + + RVALID + + + c0_ddr4_s_axi_ctrl_rvalid + + + + + WDATA + + + c0_ddr4_s_axi_ctrl_wdata + + + + + WREADY + + + c0_ddr4_s_axi_ctrl_wready + + + + + WVALID + + + c0_ddr4_s_axi_ctrl_wvalid + + + + + + FREQ_HZ + 1.665e+08 + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + C0_DDR4_S_AXI + + + + + + true + + + + ARADDR + + + c0_ddr4_s_axi_araddr + + + + + ARBURST + + + c0_ddr4_s_axi_arburst + + + + + ARCACHE + + + c0_ddr4_s_axi_arcache + + + + + ARID + + + c0_ddr4_s_axi_arid + + + + + ARLEN + + + c0_ddr4_s_axi_arlen + + + + + ARLOCK + + + c0_ddr4_s_axi_arlock + + + + + ARPROT + + + c0_ddr4_s_axi_arprot + + + + + ARQOS + + + c0_ddr4_s_axi_arqos + + + + + ARREADY + + + c0_ddr4_s_axi_arready + + + + + ARSIZE + + + c0_ddr4_s_axi_arsize + + + + + ARVALID + + + c0_ddr4_s_axi_arvalid + + + + + AWADDR + + + c0_ddr4_s_axi_awaddr + + + + + AWBURST + + + c0_ddr4_s_axi_awburst + + + + + AWCACHE + + + c0_ddr4_s_axi_awcache + + + + + AWID + + + c0_ddr4_s_axi_awid + + + + + AWLEN + + + c0_ddr4_s_axi_awlen + + + + + AWLOCK + + + c0_ddr4_s_axi_awlock + + + + + AWPROT + + + c0_ddr4_s_axi_awprot + + + + + AWQOS + + + c0_ddr4_s_axi_awqos + + + + + AWREADY + + + c0_ddr4_s_axi_awready + + + + + AWSIZE + + + c0_ddr4_s_axi_awsize + + + + + AWVALID + + + c0_ddr4_s_axi_awvalid + + + + + BID + + + c0_ddr4_s_axi_bid + + + + + BREADY + + + c0_ddr4_s_axi_bready + + + + + BRESP + + + c0_ddr4_s_axi_bresp + + + + + BVALID + + + c0_ddr4_s_axi_bvalid + + + + + RDATA + + + c0_ddr4_s_axi_rdata + + + + + RID + + + c0_ddr4_s_axi_rid + + + + + RLAST + + + c0_ddr4_s_axi_rlast + + + + + RREADY + + + c0_ddr4_s_axi_rready + + + + + RRESP + + + c0_ddr4_s_axi_rresp + + + + + RVALID + + + c0_ddr4_s_axi_rvalid + + + + + WDATA + + + c0_ddr4_s_axi_wdata + + + + + WLAST + + + c0_ddr4_s_axi_wlast + + + + + WREADY + + + c0_ddr4_s_axi_wready + + + + + WSTRB + + + c0_ddr4_s_axi_wstrb + + + + + WVALID + + + c0_ddr4_s_axi_wvalid + + + + + + FREQ_HZ + 1.665e+08 + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + C0_DDR4_ARESETN + + + + true + + + + RST + + + c0_ddr4_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + C0_DDR4_RESET + + + + true + + + + RST + + + c0_ddr4_ui_clk_sync_rst + + + + + + POLARITY + ACTIVE_HIGH + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + true + + + + + + C0_DDR4_CLOCK + + + + true + + + + CLK + + + c0_ddr4_ui_clk + + + + + + FREQ_HZ + 1.665e+08 + + + PHASE + 0.00 + + + ASSOCIATED_BUSIF + C0_DDR4_S_AXI:C0_DDR4_S_AXI_CTRL + + + ASSOCIATED_RESET + c0_ddr4_aresetn:c0_ddr4_ui_clk_sync_rst + + + CLK_DOMAIN + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + true + + + + + + ADDN_UI_CLKOUT1 + + + + true + + + + CLK + + + addn_ui_clkout1 + + + + + + FREQ_HZ + 0 + + + PHASE + 0 + + + ASSOCIATED_ASYNC_RESET + c0_aresetn + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + ADDN_UI_CLKOUT2 + + + + true + + + + CLK + + + addn_ui_clkout2 + + + + + + FREQ_HZ + 0 + + + PHASE + 0 + + + ASSOCIATED_ASYNC_RESET + c0_aresetn + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + ADDN_UI_CLKOUT3 + + + + true + + + + CLK + + + addn_ui_clkout3 + + + + + + FREQ_HZ + 0 + + + PHASE + 0 + + + ASSOCIATED_ASYNC_RESET + c0_aresetn + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + ADDN_UI_CLKOUT4 + + + + true + + + + CLK + + + addn_ui_clkout4 + + + + + + FREQ_HZ + 0 + + + PHASE + 0 + + + ASSOCIATED_ASYNC_RESET + c0_aresetn + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + false + + + + + + SYSTEM_RESET + + + + true + + + + RST + + + sys_rst + + + + + + POLARITY + ACTIVE_HIGH + + + BOARD.ASSOCIATED_PARAM + RESET_BOARD_INTERFACE + + + INSERT_VIP + 0 + + + simulation.rtl + + + + + + + + + C0_DDR4_MEMORY_MAP + + C0_DDR4_ADDRESS_BLOCK + 0 + 34359738368 + 32 + memory + read-write + + + + false + + + + + + + C0_DDR4_MEMORY_MAP_CTRL + + C0_REG + 0 + 4096 + 32 + register + read-write + + + + false + + + + + + + + + + xilinx_elaborateports + Elaborate Ports + :vivado.xilinx.com:elaborate.ports + + + outputProductCRC + 9:ec1001e4 + + + + + xilinx_elaboratesubcores + Elaborate Sub-Cores + :vivado.xilinx.com:elaborate.subcores + + xilinx_elaboratesubcores_view_fileset + + + + outputProductCRC + 9:937f737e + + + + + + + c0_init_calib_complete + + out + + + wire + xilinx_elaborateports + + + + + + + true + + + + + + dbg_clk + + out + + + wire + xilinx_elaborateports + + + + + + + true + + + + + + c0_sys_clk_p + + in + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + c0_sys_clk_n + + in + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + c0_sys_clk_i + + in + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_rd_data_cmp + + out + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_expected_data + + out + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cal_seq + + out + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cal_seq_cnt + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cal_seq_rd_cnt + + out + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_rd_valid + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + dbg_cmp_byte + + out + + 5 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_rd_data + + out + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cplx_config + + out + + 15 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cplx_status + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_io_address + + out + + 27 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_pllGate + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + dbg_phy2clb_fixdly_rdy_low + + out + + 19 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_phy2clb_fixdly_rdy_upp + + out + + 19 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_phy2clb_phy_rdy_low + + out + + 19 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_phy2clb_phy_rdy_upp + + out + + 19 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + cal_r0_status + + out + + 127 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + cal_post_status + + out + + 8 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_bus + + out + + 511 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + c0_ddr4_ecc_err_addr + + out + + 51 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_ecc_single + + out + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_ecc_multiple + + out + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_adr + + out + + 16 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_ba + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_cke + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_cs_n + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_dm_dbi_n + + inout + + 8 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_dq + + inout + + 71 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_dqs_c + + inout + + 17 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_dqs_t + + inout + + 17 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_odt + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_parity + + out + + + std_logic + xilinx_elaborateports + + + + + + + true + + + + + + c0_ddr4_bg + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_c + + out + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_reset_n + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_act_n + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_ck_c + + out + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_ck_t + + out + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_ui_clk + + out + + + std_logic + xilinx_elaborateports + + + + + + + true + + + + + + c0_ddr4_ui_clk_sync_rst + + out + + + std_logic + xilinx_elaborateports + + + + + + + true + + + + + + c0_ddr4_app_en + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_hi_pri + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_wdf_end + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_wdf_wren + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_correct_en_i + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_rd_data_end + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_rd_data_valid + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_rdy + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_wdf_rdy + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_ref_req + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_ref_ack + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_zq_req + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_zq_ack + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_autoprecharge + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_addr + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_cmd + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_wdf_data + + in + + 575 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_wdf_mask + + in + + 71 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_rd_data + + out + + 575 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_sref_req + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_sref_ack + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_save_req + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_save_ack + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_restore_en + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_restore_complete + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_mem_init_skip + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_select + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_rd_en + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_wr_en + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_addr + + in + + 15 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_wr_data + + in + + 8 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_rd_data + + out + + 8 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_rdy + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_restore_crc_error + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_dbg_out + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_aresetn + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_awvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_awready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_awaddr + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_wvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_wready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_wdata + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_bvalid + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_bready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_bresp + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_arvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_arready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_araddr + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_rvalid + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_rready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_rdata + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_rresp + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_interrupt + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awid + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awaddr + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awlen + + in + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awsize + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awburst + + in + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awlock + + in + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awcache + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awprot + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awqos + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wdata + + in + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wstrb + + in + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wlast + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_bready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_bid + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_bresp + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_bvalid + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arid + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_araddr + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arlen + + in + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arsize + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arburst + + in + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arlock + + in + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arcache + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arprot + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arqos + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rlast + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rvalid + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rresp + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rid + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rdata + + out + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_error + + in + + 575 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_wr_done + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_err_bit_valid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_err_type_valid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_err_type + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_done + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_watch_dog_hang + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + win_start + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_clr_error + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + traffic_start + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + traffic_rst + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + traffic_err_chk_en + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + traffic_instr_addr_mode + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_data_mode + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_rw_mode + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_rw_submode + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_num_of_iter + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_nxt_instr + + out + + 5 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + win_status + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + addn_ui_clkout1 + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + addn_ui_clkout2 + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + addn_ui_clkout3 + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + addn_ui_clkout4 + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_mcs_lmb_ce + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_mcs_lmb_ue + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + sys_rst + + in + + + wire + xilinx_elaborateports + + + + + + rdDataEn + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + rdDataEnd + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + per_rd_done + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + rmw_rd_done + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + wrDataEn + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_ACT_n + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mcCasSlot + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mcCasSlot2 + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mcRdCAS + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mcWrCAS + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + winInjTxn + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + winRmw + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + gt_data_ready + + in + + + std_logic + xilinx_elaborateports + + + + + + winRank + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + tCWL + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + wrData + + in + + 575 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + rdData + + out + + 575 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_ADR + + in + + 135 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_BA + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_CKE + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_CS_n + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_ODT + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + dBufAdr + + in + + 4 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + rdDataAddr + + out + + 4 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + wrDataAddr + + out + + 4 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + winBuf + + in + + 4 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_act_n + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_adr + + out + + 16 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_ba + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_bg + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_par + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_cke + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_odt + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_cs_n + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_ck_t + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_ck_c + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_reset_n + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_parity + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_dq + + inout + + 71 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_dqs_c + + inout + + 17 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_dqs_t + + inout + + 17 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_BG + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + + + C0.ControllerType + ControllerType + DDR4_SDRAM + + + C0.APP_ADDR_WIDTH + App Address Width + 32 + + + C0.MEM_TYPE + MEM TYPE + DDR4 + + + C0.BUFG_LOC_1 + BUFG LOC1 + X0Y46 + + + C0.BUFG_LOC_2 + BUFG LOC1 + X0Y7 + + + C0.BUFG_DIV_LOC_1 + BUFG DIV LOC1 + X0Y7 + + + C0.BUFG_DIV_LOC_2 + BUFG DIV LOC2 + X0Y6 + + + C0.PBLOCK_SLICE_LOC + PBLOCK SLICE LOC + 0 + + + C0.PBLOCK_RAMB36_LOC + PBLOCK RAMB36 LOC + 0 + + + C0.PBLOCK_RAMB18_LOC + PBLOCK RAMB18 LOC + 0 + + + C0.PBLOCK_SLICE_LOC_SC + PBLOCK SLICE LOC SC + 0 + + + C0.PBLOCK_RAMB36_LOC_SC + PBLOCK RAMB36 LOC SC + 0 + + + C0.PBLOCK_RAMB18_LOC_SC + PBLOCK RAMB18 LOC SC + 0 + + + C0.MMCM_IDX_BANK + MMCM IDX BANK + 1 + + + C0.CENTER_BANK_CLOCK_REGION + CENTER BANK CLOCK REGION + 0 + + + C0.CENTER_BANK_MMCME3_ADV_SITE + CENTER BANK MMCME3 ADV SITE + 0 + + + C0.SYSCLK_CENTER_INFO + SYSCLK CENTER INFO + FALSE + + + PING_PONG_PHY + Ping Pong Phy + 1 + + + C0.DDR4_CS_ADDR + CS Width Check + 32 + + + C0.DDR4_VrefVoltage + Vref Voltage + 0.84 + + + C0.DDR4_AL + Additive Latency + 0 + + + C0.DDR4_DQ_WIDTH + DQ WIDTH + 72 + + + C0.DDR4_nCK_PER_CLK + nCK PER CLK + 4 + + + C0.DDR4_DM_WIDTH + DM WIDTH + 9 + + + C0.DDR4_DQS_WIDTH + DQS WIDTH + 18 + + + C0.DDR4_nCS_PER_RANK + nCS PER RANK + 2 + + + C0.DDR4_MEM_DEVICE_WIDTH + MEM DEVICE WIDTH + 72 + + + C0.DDR4_USE_DM_PORT + USE DM PORT + 0 + + + C0.DDR4_USE_CS_PORT + USE CS PORT + 1 + + + C0.DDR4_ROW_WIDTH + ROW WIDTH + 17 + + + C0.DDR4_ADDR_WIDTH + ADDR WIDTH + 17 + + + C0.DDR4_BANK_WIDTH + BANK WIDTH + 2 + + + C0.DDR4_BANK_GROUP_WIDTH + BANK GROUP WIDTH + 2 + + + LR_WIDTH + LR WIDTH + 1 + + + C0.DDR4_CK_WIDTH + CK WIDTH + 1 + + + C0.DDR4_CKE_WIDTH + CKE WIDTH + 2 + + + C0.DDR4_CS_WIDTH + CS WIDTH + 2 + + + C0.DDR4_ODT_WIDTH + ODT WIDTH + 2 + + + C0.DDR4_MEMORY_TYPE + MEMORY TYPE + RDIMMs + + + C0.DDR4_MEMORY_PART + MEMORY PART + MTA36ASF4G72PZ-2G3 + + + C0.DDR4_DATA_MASK + DATA MASK + 18 + + + C0.DDR4_COLUMN_WIDTH + COLUMN WIDTH + 10 + + + C0.DDR4_SPEED_GRADE + SPEED GRADE + 083 + + + C0.DDR4_MEM_DENSITY + MEM DENSITY + 32GB + + + C0.DDR4_MEM_DENSITY_MB + MEM DENSITY MB + 8192 + + + C0.DDR4_MEM_DENSITY_GB + MEM DENSITY GB + 8 + + + C0.DDR4_COMP_DENSITY + COMP DENSITY + 8Gb + + + C0.DDR4_MEM_COMP_WIDTH + MEM COMP WIDTH + 4 + + + C0.DDR4_DATABITS_PER_STROBE + DATABITS PER STROBE + 4 + + + C0.DDR4_MODEL_SPEED_GRADE + MODEL SPEED GRADE + DDR4_833_Timing + + + C0.DDR4_RANK_WIDTH + RANK WIDTH + 2 + + + C0.DDR4_IO_VOLTAGE + IO VOLTAGE + 1.2V + + + C0.DDR4_MIN_PERIOD + MIN PERIOD + 833 + + + C0.DDR4_MAX_PERIOD + MAX PERIOD + 1600 + + + C0.DDR4_MR0 + Mode register_0 value + 0 + + + C0.DDR4_MR2 + Mode register_2 value + 0 + + + C0.DDR4_nAL + Additive Latency in number of clock + 0 + + + C0.DDR4_BURST_MODE + Burst Mode + 0 + + + C0.DDR4_BURST_TYPE + Burst Type + 0 + + + C0.DDR4_CL + Cas Latency + 0 + + + C0.DDR4_CWL + Cas Write Latency + 0 + + + C0.DDR4_OUTPUT_DRV + Output drive Strength + 0 + + + C0.DDR4_RTT_NOM + RTT Nominal + 0 + + + C0.DDR4_RTT_WR + RTT WR + 0 + + + C0.DDR4_MEM + Memory Name + 0 + + + C0.DDR4_DBAW + DBAW + 0 + + + C0.DDR4_tCK + tCK + 1500 + + + C0.DDR4_Configuration + Configuration + 0 + + + C0.DDR4_tCKE + tCKE + 0 + + + C0.DDR4_tFAW + tFAW + 9 + + + C0.DDR4_tFAW_dlr + tFAW_dlr + 16 + + + C0.DDR4_tMRD + tMRD + 2 + + + C0.DDR4_tRAS + tRAS + 22 + + + C0.DDR4_tRCD + tRCD + 10 + + + C0.DDR4_tREFI + tREFI + 5200 + + + C0.DDR4_tRFC + tRFC + 234 + + + C0.DDR4_tRFC_dlr + tRFC_dlr + 80 + + + C0.DDR4_tRP + tRP + 10 + + + C0.DDR4_tWR + tWR + 10 + + + C0.DDR4_tRRD + tRRD + + + + C0.DDR4_tRTP + tRTP + 5 + + + C0.DDR4_tRRD_S + tRRD_S + 3 + + + C0.DDR4_tRRD_L + tRRD_L + 4 + + + C0.DDR4_tRRD_dlr + tRRD_dlr + 4 + + + C0.DDR4_tWTR + tWTR + + + + C0.DDR4_tWTR_S + tWTR_S + 2 + + + C0.DDR4_tWTR_L + tWTR_L + 5 + + + C0.DDR4_tXPR + tXPR + 60 + + + C0.DDR4_tZQI + tZQI + 0 + + + C0.DDR4_tZQCS + tZQCS + 128 + + + C0.DDR4_tZQINIT + tZQINIT + 256 + + + C0.DDR4_tCCD_3ds + tCCD_3ds + 5 + + + C0.DDR4_CLKOUTPHY_MODE + CLKOUTPHY_MODE + VCO + + + C0.DDR4_CLKOUT0_DIVIDE + CLKOUT0_DIVIDE + 9 + + + C0.DDR4_CLKOUT1_DIVIDE + CLKOUT1_DIVIDE + 0 + + + C0.DDR4_CLKFBOUT_MULT + CLKFBOUT_MULT + 15 + + + C0.DDR4_DIVCLK_DIVIDE + DIVCLK DIVIDE + 1 + + + CAL_INPUT_CLK_PERIOD + Calculated Input Clock Period + 10000 + + + C0.DDR4_CLKIN_PERIOD + CLKIN_PERIOD + 10000 + + + C0.DDR4_HR_MIN_FREQ + High Range Supported frequency + 0 + + + C0.DDR4_DCI_CASCADE_CUTOFF + DCI Cascade Cutoff + 938 + + + C0.DDR4_IS_FASTER_SPEED_RAM + Is Faster Speed RAM + No + + + C0.DDR4_AXI_ID_WIDTH + AXI ID Width + 4 + + + C0.DDR4_AXI_ADDR_WIDTH + AXI Address Width + 32 + + + C0.DDR4_AXI_DATA_WIDTH + AXI Data Width + 64 + + + C0.DDR4_MEM_SIZE + Memory Size + 34359738368 + + + C0.DDR4_UI_CLOCK + DDR4 UI CLOCK + 166500000 + + + C0.DDR4_CA_MIRROR + CA MIRROR + 1 + + + C0.DDR4_IS_CUSTOM + IS CUSTOM + false + + + C0.DDR4_AUTO_AP_COL_A3 + AUTO AP COL A3 + false + + + C0.DDR4_MCS_ECC + MCS ECC + 0 + + + C0.DDR4_Slot + Slot Type + 1 + + + C0.APP_DATA_WIDTH + APP Data Width + 576 + + + C0.APP_MASK_WIDTH + APP Mask Width + 72 + + + C0.DDR4_StackHeight + 1 + + + CUSTOM_PART_ATTRIBUTES + custom_part_attributes + NONE + + + M_ADDN_UI_CLKOUT1_FREQ_HZ + CLKOUT1 FREQ HZ + 0.0 + + + M_ADDN_UI_CLKOUT2_FREQ_HZ + CLKOUT2 FREQ HZ + 0.0 + + + M_ADDN_UI_CLKOUT3_FREQ_HZ + CLKOUT3 FREQ HZ + 0.0 + + + M_ADDN_UI_CLKOUT4_FREQ_HZ + CLKOUT4 FREQ HZ + 0.0 + + + M_ADDN_UI_CLKOUT1_PHASE + CLKOUT1 PHASE + 0 + + + M_ADDN_UI_CLKOUT2_PHASE + CLKOUT2 PHASE + 0 + + + M_ADDN_UI_CLKOUT3_PHASE + CLKOUT3 PHASE + 0 + + + M_ADDN_UI_CLKOUT4_PHASE + CLKOUT4 PHASE + 0 + + + CLKOUT0_DIVIDE + CLKOUT0 DIVIDE + 0 + + + CLKOUT1_DIVIDE + CLKOUT1 DIVIDE + 0 + + + CLKOUT2_DIVIDE + CLKOUT2 DIVIDE + 0 + + + CLKOUT3_DIVIDE + CLKOUT3 DIVIDE + 0 + + + CLKOUT4_DIVIDE + CLKOUT4 DIVIDE + 0 + + + CLKOUT6_DIVIDE + CLKOUT6 DIVIDE + 0 + + + Debug_Signal + Disable + + + Simulation_Mode + Simulation Mode + BFM + + + + + + choice_list_09ec3310 + Single + Dual + + + choice_list_157065e4 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + 8 + 9 + 10 + 11 + 12 + 13 + 14 + 15 + 16 + 17 + 18 + 19 + 20 + 21 + 22 + 23 + 24 + 25 + 26 + 27 + 28 + 29 + 30 + 31 + 32 + + + choice_list_266493f0 + DDR4_SDRAM + + + choice_list_28391b73 + 1.2V + + + choice_list_2b96b8de + Differential + No_Buffer + + + choice_list_301b19dd + ON + OFF + + + choice_list_30636008 + 4:1 + + + choice_list_34c5244e + Components + UDIMMs + SODIMMs + RDIMMs + LRDIMMs + + + choice_list_4665eb01 + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + + + choice_list_4e3dbc0a + SIMPLE_TG + ADVANCED_TG + + + choice_list_6330c9d2 + 10 + + + choice_list_67b045e5 + BFM + Unisim + + + choice_list_687ca1a5 + None + 500 + 375 + 300 + 250 + 214 + 188 + 167 + 150 + 136 + 125 + 115 + 107 + 100 + 94 + 88 + 83 + 79 + 75 + 71 + 68 + 65 + 63 + 60 + 58 + 56 + 54 + 52 + 50 + 48 + 47 + 45 + 44 + 43 + 42 + 41 + 39 + 38 + 37 + 36 + 35 + 34 + 33 + 32 + 31 + 30 + 29 + 28 + 27 + 26 + 25 + 24 + 23 + 22 + 21 + 20 + 19 + 18 + 17 + 16 + 15 + 14 + 13 + 12 + + + choice_list_7240037c + MTA18ASF1G72PDZ-2G1 + MTA9ASF51272PZ-2G1 + MTA18ASF2G72PDZ-2G3 + MTA9ASF1G72PZ-2G3 + M393A1G43DB1-CRC + MTA9ASF51272PZ-2G3 + MTA18ADF1G72PZ-2G1 + MTA18ASF1G72PZ-2G1 + MTA36ASF2G72PZ-2G1 + MTA18ASF2G72PZ-2G9 + MTA18ASF2G72PZ-2G3 + MTA36ASF4G72PZ-2G3 + M393A2G40DB1-CRC + M393A8K40B21-CTC + M393AAK40B41-CTC + M393A2K40BB1-CRC + + + choice_list_8b4f223f + Strict + Normal + + + choice_list_98f5c8fa + RZQ/6 + + + choice_list_a187d5e4 + 512 + 1024 + + + choice_list_ac75ef1e + Custom + + + choice_list_ad101c66 + RZQ/7 + RZQ/6 + + + choice_list_ae57517c + 9 + + + choice_list_c89503c8 + ROW_BANK_COLUMN + BANK_ROW_COLUMN + ROW_COLUMN_BANK + ROW_COLUMN_BANK_INTLV + + + choice_list_c8951bc1 + NONE + + + choice_list_d6556846 + 32 + 64 + 128 + 256 + 512 + + + choice_list_d8920bdd + 8 + + + choice_list_df7e3f8b + Sequential + Interleaved + + + choice_list_e7093afb + 25 + 26 + 27 + 28 + 29 + 30 + 31 + 32 + 33 + 34 + 35 + 36 + + + choice_list_ed30197c + TDM + ROUND_ROBIN + RD_PRI_REG + RD_PRI_REG_STARVE_LIMIT + WRITE_PRIORITY_REG + WRITE_PRIORITY + + + choice_list_ef319ec8 + Differential + Single_Ended + No_Buffer + + + choice_list_f3cd92fb + Disable + Enable + + + choice_list_fe2d3253 + 72 + + + choice_list_ff0950bb + 0 + CL-1 + CL-2 + + + choice_pairs_01257c99 + Complete_Memory_Controller + Phy_Only_Single + Phy_Only_PingPong + + + choice_pairs_05415bea + 14000 + 13999 + 13200 + 13199 + 12000 + 11999 + 10801 + 10800 + 10500 + 10499 + 10000 + 9601 + 9600 + 9599 + 9000 + 8999 + 8572 + 8571 + 8400 + 8399 + 8000 + 7715 + 7714 + 7501 + 7500 + 7499 + 7201 + 7200 + 7000 + 6999 + 6858 + 6857 + 6500 + 6499 + 6000 + 5999 + 5573 + 5572 + 5571 + 5401 + 5400 + 5335 + 5334 + 5333 + 5000 + 4876 + 4875 + 4801 + 4800 + 4715 + 4714 + 4667 + 4666 + 4573 + 4572 + 4571 + 4500 + 4499 + 4446 + 4445 + 4444 + 4401 + 4400 + 4286 + 4285 + 4223 + 4222 + 4126 + 4125 + 4124 + 4000 + 3858 + 3857 + 3779 + 3778 + 3777 + 3715 + 3714 + 3601 + 3600 + 3563 + 3562 + 3557 + 3556 + 3555 + 3500 + 3499 + 3429 + 3428 + 3335 + 3334 + 3333 + 3250 + 3249 + 3188 + 3187 + 3112 + 3111 + 3000 + 2999 + 2889 + 2888 + 2801 + 2800 + 2787 + 2786 + 2785 + 2751 + 2750 + 2701 + 2700 + 2668 + 2667 + 2666 + 2641 + 2640 + 2639 + 2625 + 2624 + 2572 + 2571 + 2500 + 2445 + 2444 + 2438 + 2437 + 2401 + 2400 + 2399 + 2334 + 2333 + 2287 + 2286 + 2250 + 2249 + 2223 + 2222 + 2201 + 2200 + 2161 + 2160 + 2143 + 2142 + 2112 + 2111 + 2100 + 2099 + 2063 + 2062 + 2000 + 1960 + 1959 + 1921 + 1920 + 1919 + 1890 + 1889 + 1888 + 1886 + 1885 + 1858 + 1857 + 1801 + 1800 + 1799 + 1782 + 1781 + 1779 + 1778 + 1777 + 1750 + 1749 + 1715 + 1714 + 1680 + 1679 + 1668 + 1667 + 1666 + 1625 + 1624 + 1600 + 1594 + 1593 + 1592 + 1591 + 1556 + 1555 + 1544 + 1543 + + + + + xilinx_elaboratesubcores_view_fileset + + ip_0/phy_ddr4_microblaze_mcs.xci + xci + + + ip_0/phy_ddr4_microblaze_mcs.xml + xml + + + ip_1/phy_ddr4_phy.xci + xci + + + ip_1/phy_ddr4_phy.xml + xml + + + + + + phy_ddr4 + + + + instance_path + inst/u_ddr_cal_riu/mcs0/inst/microblaze_I + + + bootloop_file + sw/calibration_0/Debug/calibration_ddr.elf + + + endian + little + + + processor_type + MICROBLAZE-LE + + + is_visible + false + + + + + DDR4 Interface Generator for Ultrascale Architecture + + + C0.ControllerType + DDR4_SDRAM + + + + false + + + + + + IOPowerReduction + OFF + + + Enable_SysPorts + Auto assign static ports + true + + + Phy_Only + Phy_Only_Single + + + RESET_BOARD_INTERFACE + Custom + + + + true + + + + + + C0_CLOCK_BOARD_INTERFACE + Custom + + + + true + + + + + + IS_FROM_PHY + 1 + + + RECONFIG_XSDB_SAVE_RESTORE + false + + + AL_SEL + 0 + + + Example_TG + SIMPLE_TG + + + + false + + + + + + C0.DDR4_Clamshell + false + + + + false + + + + + + C0.MIGRATION + false + + + TIMING_OP1 + false + + + TIMING_OP2 + false + + + TIMING_3DS + false + + + SET_DW_TO_40 + false + + + DIFF_TERM_SYSCLK + false + + + C0_DDR4_BOARD_INTERFACE + Custom + + + + true + + + + + + C0.DDR4_TimePeriod + 1500 + + + C0.DDR4_InputClockPeriod + 10000 + + + C0.DDR4_Specify_MandD + false + + + C0.DDR4_CLKFBOUT_MULT + 15 + + + + false + + + + + + C0.DDR4_DIVCLK_DIVIDE + 1 + + + + false + + + + + + C0.DDR4_CLKOUT0_DIVIDE + 9 + + + + false + + + + + + C0.DDR4_PhyClockRatio + 4:1 + + + C0.DDR4_MemoryType + RDIMMs + + + C0.DDR4_MemoryPart + MTA36ASF4G72PZ-2G3 + + + C0.DDR4_Slot + Single + + + C0.DDR4_MemoryVoltage + 1.2V + + + C0.DDR4_DataWidth + 72 + + + C0.DDR4_DataMask + NONE + + + + false + + + + + + C0.DDR4_Ecc + false + + + + false + + + + + + C0.DDR4_MCS_ECC + false + + + C0.DDR4_AxiSelection + false + + + + false + + + + + + C0.DDR4_AUTO_AP_COL_A3 + false + + + C0.DDR4_Ordering + Normal + + + C0.DDR4_BurstLength + 8 + + + + false + + + + + + C0.DDR4_BurstType + Sequential + + + C0.DDR4_OutputDriverImpedenceControl + RZQ/7 + + + C0.DDR4_OnDieTermination + RZQ/6 + + + C0.DDR4_CasLatency + 10 + + + C0.DDR4_CasWriteLatency + 9 + + + C0.DDR4_ChipSelect + true + + + + false + + + + + + C0.DDR4_isCKEShared + false + + + C0.DDR4_AxiDataWidth + 64 + + + C0.DDR4_AxiArbitrationScheme + RD_PRI_REG + + + C0.DDR4_AxiNarrowBurst + false + + + C0.DDR4_AxiAddressWidth + 32 + + + C0.DDR4_AxiIDWidth + 4 + + + C0.DDR4_Capacity + 512 + + + C0.DDR4_Mem_Add_Map + ROW_COLUMN_BANK + + + C0.DDR4_MemoryName + MainMemory + + + C0.DDR4_AutoPrecharge + false + + + + false + + + + + + C0.DDR4_UserRefresh_ZQCS + false + + + + false + + + + + + C0.DDR4_CustomParts + no_file_loaded + + + file_csv + + false + + + + + + C0.DDR4_isCustom + false + + + C0.DDR4_SELF_REFRESH + false + + + + false + + + + + + C0.DDR4_SAVE_RESTORE + false + + + C0.DDR4_RESTORE_CRC + false + + + + false + + + + + + ADDN_UI_CLKOUT1_FREQ_HZ + None + + + ADDN_UI_CLKOUT2_FREQ_HZ + None + + + ADDN_UI_CLKOUT3_FREQ_HZ + None + + + ADDN_UI_CLKOUT4_FREQ_HZ + None + + + CLKOUT6 + false + + + Component_Name + phy_ddr4 + + + No_Controller + 1 + + + System_Clock + Differential + + + Reference_Clock + Differential + + + Debug_Signal + Disable + + + IO_Power_Reduction + IO_Power_Reduction + false + + + DCI_Cascade + DCI Cascade + false + + + Default_Bank_Selections + Default Bank Selections + false + + + Simulation_Mode + BFM + + + PARTIAL_RECONFIG_FLOW_MIG + false + + + + false + + + + + + MCS_DBG_EN + false + + + C0.DDR4_CK_SKEW_0 + 0 + + + C0.DDR4_CK_SKEW_1 + 0 + + + C0.DDR4_CK_SKEW_2 + 0 + + + C0.DDR4_CK_SKEW_3 + 0 + + + C0.DDR4_ADDR_SKEW_0 + 0 + + + C0.DDR4_ADDR_SKEW_1 + 0 + + + C0.DDR4_ADDR_SKEW_2 + 0 + + + C0.DDR4_ADDR_SKEW_3 + 0 + + + C0.DDR4_ADDR_SKEW_4 + 0 + + + C0.DDR4_ADDR_SKEW_5 + 0 + + + C0.DDR4_ADDR_SKEW_6 + 0 + + + C0.DDR4_ADDR_SKEW_7 + 0 + + + C0.DDR4_ADDR_SKEW_8 + 0 + + + C0.DDR4_ADDR_SKEW_9 + 0 + + + C0.DDR4_ADDR_SKEW_10 + 0 + + + C0.DDR4_ADDR_SKEW_11 + 0 + + + C0.DDR4_ADDR_SKEW_12 + 0 + + + C0.DDR4_ADDR_SKEW_13 + 0 + + + C0.DDR4_ADDR_SKEW_14 + 0 + + + C0.DDR4_ADDR_SKEW_15 + 0 + + + C0.DDR4_ADDR_SKEW_16 + 0 + + + C0.DDR4_ADDR_SKEW_17 + 0 + + + C0.DDR4_BA_SKEW_0 + 0 + + + C0.DDR4_BA_SKEW_1 + 0 + + + C0.DDR4_BG_SKEW_0 + 0 + + + C0.DDR4_BG_SKEW_1 + 0 + + + C0.DDR4_CS_SKEW_0 + 0 + + + C0.DDR4_CS_SKEW_1 + 0 + + + C0.DDR4_CS_SKEW_2 + 0 + + + C0.DDR4_CS_SKEW_3 + 0 + + + C0.DDR4_CKE_SKEW_0 + 0 + + + C0.DDR4_CKE_SKEW_1 + 0 + + + C0.DDR4_CKE_SKEW_2 + 0 + + + C0.DDR4_CKE_SKEW_3 + 0 + + + C0.DDR4_ACT_SKEW + 0 + + + C0.DDR4_PAR_SKEW + 0 + + + C0.DDR4_ODT_SKEW_0 + 0 + + + C0.DDR4_ODT_SKEW_1 + 0 + + + C0.DDR4_ODT_SKEW_2 + 0 + + + C0.DDR4_ODT_SKEW_3 + 0 + + + C0.DDR4_LR_SKEW_0 + 0 + + + C0.DDR4_LR_SKEW_1 + 0 + + + C0.DDR4_TREFI + 0 + + + C0.DDR4_TRFC + 0 + + + C0.DDR4_TRFC_DLR + 0 + + + C0.DDR4_TXPR + 0 + + + C0.DDR4_nCK_TREFI + 0 + + + C0.DDR4_nCK_TRFC + 0 + + + C0.DDR4_nCK_TRFC_DLR + 0 + + + C0.DDR4_nCK_TXPR + 5 + + + C0.ADDR_WIDTH + ADDR WIDTH + 17 + + + C0.BANK_GROUP_WIDTH + BANK GROUP WIDTH + 2 + + + C0.LR_WIDTH + LR WIDTH + 1 + + + C0.CK_WIDTH + CK WIDTH + 1 + + + C0.CKE_WIDTH + CKE WIDTH + 2 + + + C0.CS_WIDTH + CS WIDTH + 2 + + + C0.ODT_WIDTH + ODT WIDTH + 2 + + + C0.StackHeight + 1 + + + PING_PONG_PHY + Ping Pong Phy + 1 + + + C0.DDR4_Enable_LVAUX + false + + + + + DDR4 SDRAM (MIG) + 8 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2019.2 + + + + + + + + + -- cgit v1.2.3