From dc0b3db1b4f1895a07e5fe280ee3790e87f97b9f Mon Sep 17 00:00:00 2001 From: Ataberk Date: Sun, 25 Sep 2022 17:22:03 +0200 Subject: Initial commit --- .../axis_clock_converter/axis_clock_converter.xci | 112 + .../axis_clock_converter/axis_clock_converter.xml | 1406 + .../sources_1/ip/instr_blk_mem/instr_blk_mem.xci | 264 + .../sources_1/ip/instr_blk_mem/instr_blk_mem.xml | 4053 ++ .../ip/instr_blk_mem_sim/instr_blk_mem_sim.xci | 265 + .../ip/instr_blk_mem_sim/instr_blk_mem_sim.xml | 4054 ++ .../sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bd | 441 + .../sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bxml | 100 + .../ip/phy_ddr4/bd_0/hdl/bd_9f2c_wrapper.v | 173 + .../bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xci | 955 + .../bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xml | 26887 +++++++++ .../ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xci | 71 + .../ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xml | 583 + .../bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xci | 272 + .../bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xml | 7497 +++ .../ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xci | 113 + .../ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xml | 3323 ++ .../ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xci | 115 + .../ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xml | 3325 ++ .../phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xci | 152 + .../phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xml | 3874 ++ .../phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xci | 152 + .../phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xml | 3874 ++ .../phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xci | 275 + .../phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xml | 4056 ++ .../bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xci | 152 + .../bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xml | 3874 ++ .../bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xci | 152 + .../bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xml | 3874 ++ .../bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xci | 275 + .../bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xml | 4056 ++ .../ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xci | 150 + .../ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xml | 2149 + .../sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xci | 655 + .../sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xml | 4864 ++ .../XUSP3R.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xci | 406 + .../XUSP3R.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xml | 8571 +++ .../sources_1/ip/phy_ddr4_udimm/bd_0/bd_ba6a.bd | 441 + .../sources_1/ip/phy_ddr4_udimm/bd_0/bd_ba6a.bxml | 100 + .../ip/phy_ddr4_udimm/bd_0/hdl/bd_ba6a_wrapper.v | 173 + .../bd_0/ip/ip_0/bd_ba6a_microblaze_I_0.xci | 955 + .../bd_0/ip/ip_0/bd_ba6a_microblaze_I_0.xml | 26887 +++++++++ .../bd_0/ip/ip_1/bd_ba6a_rst_0_0.xci | 71 + .../bd_0/ip/ip_1/bd_ba6a_rst_0_0.xml | 583 + .../bd_0/ip/ip_10/bd_ba6a_iomodule_0_0.xci | 272 + .../bd_0/ip/ip_10/bd_ba6a_iomodule_0_0.xml | 7497 +++ .../phy_ddr4_udimm/bd_0/ip/ip_2/bd_ba6a_ilmb_0.xci | 113 + .../phy_ddr4_udimm/bd_0/ip/ip_2/bd_ba6a_ilmb_0.xml | 3323 ++ .../phy_ddr4_udimm/bd_0/ip/ip_3/bd_ba6a_dlmb_0.xci | 115 + .../phy_ddr4_udimm/bd_0/ip/ip_3/bd_ba6a_dlmb_0.xml | 3325 ++ .../bd_0/ip/ip_4/bd_ba6a_dlmb_cntlr_0.xci | 152 + .../bd_0/ip/ip_4/bd_ba6a_dlmb_cntlr_0.xml | 3874 ++ .../bd_0/ip/ip_5/bd_ba6a_ilmb_cntlr_0.xci | 152 + .../bd_0/ip/ip_5/bd_ba6a_ilmb_cntlr_0.xml | 3874 ++ .../bd_0/ip/ip_6/bd_ba6a_lmb_bram_I_0.xci | 275 + .../bd_0/ip/ip_6/bd_ba6a_lmb_bram_I_0.xml | 4056 ++ .../bd_0/ip/ip_7/bd_ba6a_second_dlmb_cntlr_0.xci | 152 + .../bd_0/ip/ip_7/bd_ba6a_second_dlmb_cntlr_0.xml | 3874 ++ .../bd_0/ip/ip_8/bd_ba6a_second_ilmb_cntlr_0.xci | 152 + .../bd_0/ip/ip_8/bd_ba6a_second_ilmb_cntlr_0.xml | 3874 ++ .../bd_0/ip/ip_9/bd_ba6a_second_lmb_bram_I_0.xci | 275 + .../bd_0/ip/ip_9/bd_ba6a_second_lmb_bram_I_0.xml | 4056 ++ .../ip_0/phy_ddr4_udimm_microblaze_mcs.xci | 150 + .../ip_0/phy_ddr4_udimm_microblaze_mcs.xml | 2141 + .../ip/phy_ddr4_udimm/ip_1/phy_ddr4_udimm_phy.xci | 655 + .../ip/phy_ddr4_udimm/ip_1/phy_ddr4_udimm_phy.xml | 4864 ++ .../sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm.xci | 398 + .../sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm.xml | 8558 +++ .../sources_1/ip/phy_ddr4_x8/bd_0/bd_9d69.bd | 441 + .../sources_1/ip/phy_ddr4_x8/bd_0/bd_9d69.bxml | 100 + .../ip/phy_ddr4_x8/bd_0/hdl/bd_9d69_wrapper.v | 173 + .../bd_0/ip/ip_0/bd_9d69_microblaze_I_0.xci | 955 + .../bd_0/ip/ip_0/bd_9d69_microblaze_I_0.xml | 26887 +++++++++ .../phy_ddr4_x8/bd_0/ip/ip_1/bd_9d69_rst_0_0.xci | 71 + .../phy_ddr4_x8/bd_0/ip/ip_1/bd_9d69_rst_0_0.xml | 583 + .../bd_0/ip/ip_10/bd_9d69_iomodule_0_0.xci | 272 + .../bd_0/ip/ip_10/bd_9d69_iomodule_0_0.xml | 7497 +++ .../ip/phy_ddr4_x8/bd_0/ip/ip_2/bd_9d69_ilmb_0.xci | 113 + .../ip/phy_ddr4_x8/bd_0/ip/ip_2/bd_9d69_ilmb_0.xml | 3323 ++ .../ip/phy_ddr4_x8/bd_0/ip/ip_3/bd_9d69_dlmb_0.xci | 115 + .../ip/phy_ddr4_x8/bd_0/ip/ip_3/bd_9d69_dlmb_0.xml | 3325 ++ .../bd_0/ip/ip_4/bd_9d69_dlmb_cntlr_0.xci | 152 + .../bd_0/ip/ip_4/bd_9d69_dlmb_cntlr_0.xml | 3874 ++ .../bd_0/ip/ip_5/bd_9d69_ilmb_cntlr_0.xci | 152 + .../bd_0/ip/ip_5/bd_9d69_ilmb_cntlr_0.xml | 3874 ++ .../bd_0/ip/ip_6/bd_9d69_lmb_bram_I_0.xci | 275 + .../bd_0/ip/ip_6/bd_9d69_lmb_bram_I_0.xml | 4056 ++ .../bd_0/ip/ip_7/bd_9d69_second_dlmb_cntlr_0.xci | 152 + .../bd_0/ip/ip_7/bd_9d69_second_dlmb_cntlr_0.xml | 3874 ++ .../bd_0/ip/ip_8/bd_9d69_second_ilmb_cntlr_0.xci | 152 + .../bd_0/ip/ip_8/bd_9d69_second_ilmb_cntlr_0.xml | 3874 ++ .../bd_0/ip/ip_9/bd_9d69_second_lmb_bram_I_0.xci | 275 + .../bd_0/ip/ip_9/bd_9d69_second_lmb_bram_I_0.xml | 4056 ++ .../ip_0/phy_ddr4_x8_microblaze_mcs.xci | 150 + .../ip_0/phy_ddr4_x8_microblaze_mcs.xml | 2141 + .../ip/phy_ddr4_x8/ip_1/phy_ddr4_x8_phy.xci | 655 + .../ip/phy_ddr4_x8/ip_1/phy_ddr4_x8_phy.xml | 4864 ++ .../sources_1/ip/phy_ddr4_x8/phy_ddr4_x8.xci | 401 + .../sources_1/ip/phy_ddr4_x8/phy_ddr4_x8.xml | 8591 +++ .../sources_1/ip/pr_read_mem/pr_read_mem.xci | 266 + .../sources_1/ip/pr_read_mem/pr_read_mem.xml | 4053 ++ .../sources_1/ip/pr_ref_mem/pr_ref_mem.xci | 266 + .../sources_1/ip/pr_ref_mem/pr_ref_mem.xml | 4055 ++ .../sources_1/ip/rdback_fifo/rdback_fifo.xci | 536 + .../sources_1/ip/rdback_fifo/rdback_fifo.xml | 10635 ++++ .../sources_1/ip/scratchpad/scratchpad.xci | 263 + .../sources_1/ip/scratchpad/scratchpad.xml | 4052 ++ .../ip/xdma/ip_0/ip_0/xdma_pcie4_ip_gt.xci | 1430 + .../ip/xdma/ip_0/ip_0/xdma_pcie4_ip_gt.xml | 22832 ++++++++ .../sources_1/ip/xdma/ip_0/xdma_pcie4_ip.xci | 1159 + .../sources_1/ip/xdma/ip_0/xdma_pcie4_ip.xml | 25761 +++++++++ .../ip/xdma/ip_1/xdma_v4_1_1_blk_mem_64_reg_be.xci | 274 + .../ip/xdma/ip_1/xdma_v4_1_1_blk_mem_64_reg_be.xml | 4061 ++ .../xdma/ip_2/xdma_v4_1_1_blk_mem_64_noreg_be.xci | 274 + .../xdma/ip_2/xdma_v4_1_1_blk_mem_64_noreg_be.xml | 4061 ++ .../XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/xdma.xci | 1786 + .../XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/xdma.xml | 56296 +++++++++++++++++++ .../sources_1/ip/zq_calib_mem/zq_calib_mem.xci | 266 + .../sources_1/ip/zq_calib_mem/zq_calib_mem.xml | 4054 ++ 119 files changed, 412760 insertions(+) create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/axis_clock_converter/axis_clock_converter.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/axis_clock_converter/axis_clock_converter.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/instr_blk_mem_sim/instr_blk_mem_sim.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/instr_blk_mem_sim/instr_blk_mem_sim.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bd create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bxml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/hdl/bd_9f2c_wrapper.v create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/bd_ba6a.bd create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/bd_ba6a.bxml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/hdl/bd_ba6a_wrapper.v create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_0/bd_ba6a_microblaze_I_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_0/bd_ba6a_microblaze_I_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_10/bd_ba6a_iomodule_0_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_10/bd_ba6a_iomodule_0_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_2/bd_ba6a_ilmb_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_2/bd_ba6a_ilmb_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_3/bd_ba6a_dlmb_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_3/bd_ba6a_dlmb_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_4/bd_ba6a_dlmb_cntlr_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_4/bd_ba6a_dlmb_cntlr_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_5/bd_ba6a_ilmb_cntlr_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_5/bd_ba6a_ilmb_cntlr_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_6/bd_ba6a_lmb_bram_I_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_6/bd_ba6a_lmb_bram_I_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_7/bd_ba6a_second_dlmb_cntlr_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_7/bd_ba6a_second_dlmb_cntlr_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_8/bd_ba6a_second_ilmb_cntlr_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_8/bd_ba6a_second_ilmb_cntlr_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_9/bd_ba6a_second_lmb_bram_I_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_9/bd_ba6a_second_lmb_bram_I_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/ip_0/phy_ddr4_udimm_microblaze_mcs.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/ip_0/phy_ddr4_udimm_microblaze_mcs.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/ip_1/phy_ddr4_udimm_phy.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/ip_1/phy_ddr4_udimm_phy.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/bd_9d69.bd create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/bd_9d69.bxml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/hdl/bd_9d69_wrapper.v create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_0/bd_9d69_microblaze_I_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_0/bd_9d69_microblaze_I_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_1/bd_9d69_rst_0_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_1/bd_9d69_rst_0_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_10/bd_9d69_iomodule_0_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_10/bd_9d69_iomodule_0_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_2/bd_9d69_ilmb_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_2/bd_9d69_ilmb_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_3/bd_9d69_dlmb_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_3/bd_9d69_dlmb_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_4/bd_9d69_dlmb_cntlr_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_4/bd_9d69_dlmb_cntlr_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_5/bd_9d69_ilmb_cntlr_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_5/bd_9d69_ilmb_cntlr_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_6/bd_9d69_lmb_bram_I_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_6/bd_9d69_lmb_bram_I_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_7/bd_9d69_second_dlmb_cntlr_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_7/bd_9d69_second_dlmb_cntlr_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_8/bd_9d69_second_ilmb_cntlr_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_8/bd_9d69_second_ilmb_cntlr_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_9/bd_9d69_second_lmb_bram_I_0.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_9/bd_9d69_second_lmb_bram_I_0.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/ip_0/phy_ddr4_x8_microblaze_mcs.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/ip_0/phy_ddr4_x8_microblaze_mcs.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/ip_1/phy_ddr4_x8_phy.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/ip_1/phy_ddr4_x8_phy.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/phy_ddr4_x8.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/phy_ddr4_x8.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/pr_read_mem/pr_read_mem.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/pr_read_mem/pr_read_mem.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/scratchpad/scratchpad.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/scratchpad/scratchpad.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_0/ip_0/xdma_pcie4_ip_gt.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_0/ip_0/xdma_pcie4_ip_gt.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4_ip.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4_ip.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_1/xdma_v4_1_1_blk_mem_64_reg_be.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_1/xdma_v4_1_1_blk_mem_64_reg_be.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_2/xdma_v4_1_1_blk_mem_64_noreg_be.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_2/xdma_v4_1_1_blk_mem_64_noreg_be.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/xdma.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/xdma.xml create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem.xci create mode 100644 projects/XUSP3R/XUSP3R.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem.xml (limited to 'projects/XUSP3R/XUSP3R.srcs') diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/axis_clock_converter/axis_clock_converter.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/axis_clock_converter/axis_clock_converter.xci new file mode 100644 index 0000000..a607ea0 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/axis_clock_converter/axis_clock_converter.xci @@ -0,0 +1,112 @@ + + + xilinx.com + xci + unknown + 1.0 + + + axis_clock_converter + + + + 100000000 + 1 + 1 + 1 + 0 + undef + 0.000 + 32 + 0 + 0 + 0 + ACTIVE_LOW + + + + 100000000 + 0.000 + ACTIVE_LOW + + 100000000 + 1 + 1 + 1 + 0 + undef + 0.000 + 32 + 0 + 0 + 0 + ACTIVE_LOW + + + + 100000000 + 0.000 + ACTIVE_LOW + 0 + 0b00000000000000000000000000011011 + 256 + 1 + 1 + 1 + virtexuplus + 1 + 2 + 2 + 1 + 0 + 1:2 + axis_clock_converter + 1 + 1 + 0 + 1 + 2 + 32 + 0 + 0 + 0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 18 + TRUE + . + + . + 2018.2 + OUT_OF_CONTEXT + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/axis_clock_converter/axis_clock_converter.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/axis_clock_converter/axis_clock_converter.xml new file mode 100644 index 0000000..f025496 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/axis_clock_converter/axis_clock_converter.xml @@ -0,0 +1,1406 @@ + + + xilinx.com + customized_ip + axis_clock_converter + 1.0 + + + S_AXIS + S_AXIS + + + + + + + TVALID + + + s_axis_tvalid + + + + + TREADY + + + s_axis_tready + + + + + TDATA + + + s_axis_tdata + + + + + TSTRB + + + s_axis_tstrb + + + + + TKEEP + + + s_axis_tkeep + + + + + TLAST + + + s_axis_tlast + + + + + TID + + + s_axis_tid + + + + + TDEST + + + s_axis_tdest + + + + + TUSER + + + s_axis_tuser + + + + + + TDATA_NUM_BYTES + 32 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 1 + + + none + + + + + HAS_TLAST + 1 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + M_AXIS + M_AXIS + + + + + + + TVALID + + + m_axis_tvalid + + + + + TREADY + + + m_axis_tready + + + + + TDATA + + + m_axis_tdata + + + + + TSTRB + + + m_axis_tstrb + + + + + TKEEP + + + m_axis_tkeep + + + + + TLAST + + + m_axis_tlast + + + + + TID + + + m_axis_tid + + + + + TDEST + + + m_axis_tdest + + + + + TUSER + + + m_axis_tuser + + + + + + TDATA_NUM_BYTES + 32 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 1 + + + none + + + + + HAS_TLAST + 1 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + S_RSTIF + S_RSTIF + + + + + + + RST + + + s_axis_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + none + + + + + + + M_RSTIF + M_RSTIF + + + + + + + RST + + + m_axis_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + none + + + + + + + S_CLKIF + S_CLKIF + + + + + + + CLK + + + s_axis_aclk + + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + M_CLKIF + M_CLKIF + + + + + + + CLK + + + m_axis_aclk + + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + S_CLKENIF + S_CLKENIF + + + + + + + CE + + + s_axis_aclken + + + + + + POLARITY + ACTIVE_LOW + + + none + + + + + + + + false + + + + + + M_CLKENIF + M_CLKENIF + + + + + + + CE + + + m_axis_aclken + + + + + + POLARITY + ACTIVE_LOW + + + none + + + + + + + + false + + + + + + + + + s_axis_aresetn + + in + + + wire + dummy_view + + + + 0x0 + + + + + m_axis_aresetn + + in + + + wire + dummy_view + + + + 0x0 + + + + + s_axis_aclken + + in + + + wire + dummy_view + + + + 0x1 + + + + + + false + + + + + + m_axis_aclken + + in + + + wire + dummy_view + + + + 0x1 + + + + + + false + + + + + + s_axis_aclk + + in + + + wire + dummy_view + + + + 0x0 + + + + + s_axis_tvalid + + in + + + wire + dummy_view + + + + 0x0 + + + + + s_axis_tready + + out + + + wire + dummy_view + + + + + + s_axis_tdata + + in + + 255 + 0 + + + + wire + dummy_view + + + + 0x0000000000000000000000000000000000000000000000000000000000000000 + + + + + + true + + + + + + s_axis_tstrb + + in + + 31 + 0 + + + + wire + dummy_view + + + + 0xFFFFFFFF + + + + + + false + + + + + + s_axis_tkeep + + in + + 31 + 0 + + + + wire + dummy_view + + + + 0xFFFFFFFF + + + + + + true + + + + + + s_axis_tlast + + in + + + wire + dummy_view + + + + 0x1 + + + + + + true + + + + + + s_axis_tid + + in + + 0 + 0 + + + + wire + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_axis_tdest + + in + + 0 + 0 + + + + wire + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_axis_tuser + + in + + 0 + 0 + + + + wire + dummy_view + + + + 0x0 + + + + + + false + + + + + + m_axis_aclk + + in + + + wire + dummy_view + + + + 0x0 + + + + + m_axis_tvalid + + out + + + wire + dummy_view + + + + + + m_axis_tready + + in + + + wire + dummy_view + + + + 0x1 + + + + + m_axis_tdata + + out + + 255 + 0 + + + + wire + dummy_view + + + + + + + true + + + + + + m_axis_tstrb + + out + + 31 + 0 + + + + wire + dummy_view + + + + + + + false + + + + + + m_axis_tkeep + + out + + 31 + 0 + + + + wire + dummy_view + + + + + + + true + + + + + + m_axis_tlast + + out + + + wire + dummy_view + + + + + + + true + + + + + + m_axis_tid + + out + + 0 + 0 + + + + wire + dummy_view + + + + + + + false + + + + + + m_axis_tdest + + out + + 0 + 0 + + + + wire + dummy_view + + + + + + + false + + + + + + m_axis_tuser + + out + + 0 + 0 + + + + wire + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_AXIS_TDATA_WIDTH + 256 + + + C_AXIS_TID_WIDTH + 1 + + + C_AXIS_TDEST_WIDTH + 1 + + + C_AXIS_TUSER_WIDTH + 1 + + + C_AXIS_SIGNAL_SET + 0b00000000000000000000000000011011 + + + C_IS_ACLK_ASYNC + 1 + + + C_SYNCHRONIZER_STAGE + 2 + + + C_S_AXIS_ACLK_RATIO + 1 + + + C_M_AXIS_ACLK_RATIO + 2 + + + C_ACLKEN_CONV_MODE + 0 + + + + + + choice_list_27ecedf0 + 16:1 + 15:1 + 14:1 + 13:1 + 12:1 + 11:1 + 10:1 + 9:1 + 8:1 + 7:1 + 6:1 + 5:1 + 4:1 + 3:1 + 2:1 + 1:1 + 1:2 + 1:3 + 1:4 + 1:5 + 1:6 + 1:7 + 1:8 + 1:9 + 1:10 + 1:11 + 1:12 + 1:13 + 1:14 + 1:15 + 1:16 + + + choice_pairs_37189c7b + 0 + 1 + + + choice_pairs_7e3eb5e2 + 0 + 1 + 2 + 3 + + + The AXI4-Stream Clock Converter IP provides the infrastructure to change the clocking rate between a AXI4-Stream master and slave. + + + TDATA_NUM_BYTES + TDATA Width (bytes) + 32 + + + + true + + + + + + TID_WIDTH + TID Width (bits) + 0 + + + + true + + + + + + TDEST_WIDTH + TDEST Width (bits) + 0 + + + + true + + + + + + TUSER_WIDTH + TUSER Width (bits) + 0 + + + + true + + + + + + IS_ACLK_ASYNC + Asynchronous Clocks + 1 + + + + true + + + + + + HAS_TSTRB + Enable TSTRB + 0 + + + + true + + + + + + HAS_TKEEP + Enable TKEEP + 1 + + + + true + + + + + + HAS_TLAST + Enable TLAST + 1 + + + + true + + + + + + SYNCHRONIZATION_STAGES + Synchronization Stages across Cross Clock Domain Logic + 2 + + + + true + + + + + + ACLK_RATIO + SI to MI Clock Ratio + 1:2 + + + + false + + + + + + ACLKEN_CONV_MODE + ACLKEN Conversion Mode + 0 + + + + true + + + + + + Component_Name + axis_clock_converter + + + + + AXI4-Stream Clock Converter + + XPM_CDC + XPM_FIFO + + 18 + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xci new file mode 100644 index 0000000..43476b1 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xci @@ -0,0 +1,264 @@ + + + xilinx.com + xci + unknown + 1.0 + + + instr_blk_mem + + + 4096 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + OTHER + NONE + 8192 + 32 + + OTHER + NONE + 8192 + 32 + + + 100000000 + 0.000 + 11 + 11 + 1 + 4 + 0 + 1 + 9 + 0 + 0 + 4 + NONE + 0 + 0 + 0 + ./ + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + Estimated Power for IP : 7.524303 mW + virtexuplus + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + instr_blk_mem.mem + no_coe_file_loaded + 0 + 0 + 0 + 0 + 1 + 2048 + 2048 + 64 + 64 + 0 + 0 + CE + CE + ALL + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 1 + 1 + 2048 + 2048 + WRITE_FIRST + WRITE_FIRST + 64 + 64 + virtexuplus + 4 + Memory_Slave + AXI4_Full + false + Minimum_Area + false + 9 + NONE + no_coe_file_loaded + ALL + instr_blk_mem + false + false + false + false + false + false + false + false + false + Use_ENA_Pin + Always_Enabled + Single_Bit_Error_Injection + true + Native + false + no_mem_loaded + Single_Port_RAM + WRITE_FIRST + WRITE_FIRST + 0 + 0 + BRAM + 0 + 100 + 100 + 50 + 0 + 0 + 0 + 8kx2 + false + false + 64 + 64 + false + false + false + false + 0 + false + false + CE + CE + SYNC + false + false + false + false + false + false + false + 2048 + 64 + 64 + No_ECC + false + false + false + Stand_Alone + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 1 + TRUE + . + + . + 2018.2 + OUT_OF_CONTEXT + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xml new file mode 100644 index 0000000..9790fe3 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xml @@ -0,0 +1,4053 @@ + + + xilinx.com + customized_ip + instr_blk_mem + 1.0 + + + CLK.ACLK + ACLK + AXI4 Interconnect Clock Input + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI + + + ASSOCIATED_RESET + s_aresetn + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.ARESETN + ARESETN + AXI4 Interconnect Reset Input + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + AXI_SLAVE_S_AXI + AXI_SLAVE + AXI_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + AXILite_SLAVE_S_AXI + AXILite_SLAVE + AXILite_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + BRAM_PORTA + BRAM_PORTA + BRAM_PORTA + + + + + + + ADDR + + + addra + + + + + CLK + + + clka + + + + + DIN + + + dina + + + + + DOUT + + + douta + + + + + EN + + + ena + + + + + RST + + + rsta + + + + + WE + + + wea + + + + + + MEM_SIZE + 8192 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + OTHER + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + + true + + + + + + BRAM_PORTB + BRAM_PORTB + BRAM_PORTB + + + + + + + ADDR + + + addrb + + + + + CLK + + + clkb + + + + + DIN + + + dinb + + + + + DOUT + + + doutb + + + + + EN + + + enb + + + + + RST + + + rstb + + + + + WE + + + web + + + + + + MEM_SIZE + 8192 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + OTHER + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + + false + + + + + + + + S_1 + + Mem0 + 0 + 4096 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + + + + clka + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rsta + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + ena + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regcea + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + wea + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addra + + in + + 10 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dina + + in + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + douta + + out + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + clkb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rstb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + enb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + regceb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + web + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + addrb + + in + + 10 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + dinb + + in + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + doutb + + out + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + eccpipece + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rdaddrecc + + out + + 10 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + sleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + deepsleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + shutdown + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rsta_busy + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rstb_busy + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_aclk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_wdata + + in + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wstrb + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rdata + + out + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rdaddrecc + + out + + 10 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_XDEVICEFAMILY + virtexuplus + + + C_ELABORATION_DIR + ./ + + + C_INTERFACE_TYPE + 0 + + + C_AXI_TYPE + 1 + + + C_AXI_SLAVE_TYPE + 0 + + + C_USE_BRAM_BLOCK + 0 + + + C_ENABLE_32BIT_ADDRESS + 0 + + + C_CTRL_ECC_ALGO + NONE + + + C_HAS_AXI_ID + 0 + + + C_AXI_ID_WIDTH + 4 + + + C_MEM_TYPE + 0 + + + C_BYTE_SIZE + 9 + + + C_ALGORITHM + 1 + + + C_PRIM_TYPE + 1 + + + C_LOAD_INIT_FILE + 0 + + + C_INIT_FILE_NAME + no_coe_file_loaded + + + C_INIT_FILE + instr_blk_mem.mem + + + C_USE_DEFAULT_DATA + 1 + + + C_DEFAULT_DATA + 0 + + + C_HAS_RSTA + 0 + + + C_RST_PRIORITY_A + CE + + + C_RSTRAM_A + 0 + + + C_INITA_VAL + 0 + + + C_HAS_ENA + 1 + + + C_HAS_REGCEA + 0 + + + C_USE_BYTE_WEA + 0 + + + C_WEA_WIDTH + 1 + + + C_WRITE_MODE_A + WRITE_FIRST + + + C_WRITE_WIDTH_A + 64 + + + C_READ_WIDTH_A + 64 + + + C_WRITE_DEPTH_A + 2048 + + + C_READ_DEPTH_A + 2048 + + + C_ADDRA_WIDTH + 11 + + + C_HAS_RSTB + 0 + + + C_RST_PRIORITY_B + CE + + + C_RSTRAM_B + 0 + + + C_INITB_VAL + 0 + + + C_HAS_ENB + 0 + + + C_HAS_REGCEB + 0 + + + C_USE_BYTE_WEB + 0 + + + C_WEB_WIDTH + 1 + + + C_WRITE_MODE_B + WRITE_FIRST + + + C_WRITE_WIDTH_B + 64 + + + C_READ_WIDTH_B + 64 + + + C_WRITE_DEPTH_B + 2048 + + + C_READ_DEPTH_B + 2048 + + + C_ADDRB_WIDTH + 11 + + + C_HAS_MEM_OUTPUT_REGS_A + 0 + + + C_HAS_MEM_OUTPUT_REGS_B + 0 + + + C_HAS_MUX_OUTPUT_REGS_A + 0 + + + C_HAS_MUX_OUTPUT_REGS_B + 0 + + + C_MUX_PIPELINE_STAGES + 0 + + + C_HAS_SOFTECC_INPUT_REGS_A + 0 + + + C_HAS_SOFTECC_OUTPUT_REGS_B + 0 + + + C_USE_SOFTECC + 0 + + + C_USE_ECC + 0 + + + C_EN_ECC_PIPE + 0 + + + C_HAS_INJECTERR + 0 + + + C_SIM_COLLISION_CHECK + ALL + + + C_COMMON_CLK + 0 + + + C_DISABLE_WARN_BHV_COLL + 0 + + + C_EN_SLEEP_PIN + 0 + + + C_USE_URAM + 0 + + + C_EN_RDADDRA_CHG + 0 + + + C_EN_RDADDRB_CHG + 0 + + + C_EN_DEEPSLEEP_PIN + 0 + + + C_EN_SHUTDOWN_PIN + 0 + + + C_EN_SAFETY_CKT + 0 + + + C_DISABLE_WARN_BHV_RANGE + 0 + + + C_COUNT_36K_BRAM + 4 + + + C_COUNT_18K_BRAM + 0 + + + C_EST_POWER_SUMMARY + Estimated Power for IP : 7.524303 mW + + + + + + choice_list_0e6ad450 + 2 + 4 + 8 + 16 + 32 + 64 + 128 + 256 + 512 + 1024 + 2048 + + + choice_list_5453281d + Native + AXI4 + + + choice_list_5f2d7eda + 16kx1 + 8kx2 + 4kx4 + 2kx9 + 1kx18 + 512x36 + 256x72 + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_89a27b2f + 8 + 9 + + + choice_list_c8df20f0 + NONE + ECCH32-7 + ECCH64-8 + ECCHSIAO32-7 + ECCHSIAO64-8 + ECCHSIAO128-9 + + + choice_list_e9412e2c + BRAM + URAM + + + choice_pairs_07c32259 + WRITE_FIRST + READ_FIRST + NO_CHANGE + + + choice_pairs_27c66b0d + Stand_Alone + BRAM_Controller + + + choice_pairs_2adcaf32 + SYNC + ASYNC + + + choice_pairs_2d73cdeb + Always_Enabled + Use_ENB_Pin + + + choice_pairs_3949ecbf + Always_Enabled + Use_ENA_Pin + + + choice_pairs_3e9ce7ae + Minimum_Area + Low_Power + Fixed_Primitives + + + choice_pairs_44b9b2d1 + ALL + NONE + WARNING_ONLY + GENERATE_X_ONLY + + + choice_pairs_63de7f78 + CE + SR + + + choice_pairs_716d2fba + Single_Bit_Error_Injection + Double_Bit_Error_Injection + Single_and_Double_Bit_Error_Injection + + + choice_pairs_b91edaa2 + Memory_Slave + Peripheral_Slave + + + choice_pairs_c1013cbe + No_ECC + Soft_ECC + BuiltIn_ECC + + + choice_pairs_e4c322cb + AXI4_Full + AXI4_Lite + + + choice_pairs_e932d933 + Single_Port_RAM + Simple_Dual_Port_RAM + True_Dual_Port_RAM + Single_Port_ROM + Dual_Port_ROM + + + The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement. It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write port widths, as well as cores which can perform simultaneous write operations to separate locations, and simultaneous read operations from the same location. For more information on differences in interface and feature support between this core and the Dual Port Block Memory and Single Port Block Memory LogiCOREs, please consult the data sheet. + + + Component_Name + instr_blk_mem + + + + true + + + + + + Interface_Type + Native + + + + true + + + + + + AXI_Type + AXI4_Full + + + + true + + + + + + AXI_Slave_Type + Memory_Slave + + + + true + + + + + + Use_AXI_ID + false + + + + false + + + + + + AXI_ID_Width + 4 + + + + false + + + + + + Memory_Type + Single_Port_RAM + + + + true + + + + + + PRIM_type_to_Implement + BRAM + + + + true + + + + + + Enable_32bit_Address + false + + + + true + + + + + + ecctype + No_ECC + + + + false + + + + + + ECC + false + + + + false + + + + + + softecc + false + + + + false + + + + + + EN_SLEEP_PIN + false + + + + true + + + + + + EN_DEEPSLEEP_PIN + false + + + + false + + + + + + EN_SHUTDOWN_PIN + false + + + + false + + + + + + EN_ECC_PIPE + false + + + + false + + + + + + RD_ADDR_CHNG_A + false + + + + false + + + + + + RD_ADDR_CHNG_B + false + + + + false + + + + + + Use_Error_Injection_Pins + false + + + + false + + + + + + Error_Injection_Type + Single_Bit_Error_Injection + + + + false + + + + + + Use_Byte_Write_Enable + false + + + + true + + + + + + Byte_Size + 9 + + + + false + + + + + + Algorithm + Minimum_Area + + + + true + + + + + + Primitive + 8kx2 + + + + false + + + + + + Assume_Synchronous_Clk + false + + + + false + + + + + + Write_Width_A + 64 + + + + true + + + + + + Write_Depth_A + 2048 + + + + true + + + + + + Read_Width_A + 64 + + + + true + + + + + + Operating_Mode_A + WRITE_FIRST + + + + true + + + + + + Enable_A + Use_ENA_Pin + + + + true + + + + + + Write_Width_B + 64 + + + + false + + + + + + Read_Width_B + 64 + + + + false + + + + + + Operating_Mode_B + WRITE_FIRST + + + + false + + + + + + Enable_B + Always_Enabled + + + + false + + + + + + Register_PortA_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortA_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEA_Pin + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Primitives + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Core + false + + + + false + + + + + + Use_REGCEB_Pin + false + + + + false + + + + + + register_porta_input_of_softecc + false + + + + false + + + + + + register_portb_output_of_softecc + false + + + + false + + + + + + Pipeline_Stages + 0 + + + + false + + + + + + Load_Init_File + false + + + + true + + + + + + Coe_File + no_coe_file_loaded + + + + false + + + + + + Fill_Remaining_Memory_Locations + true + + + + true + + + + + + Remaining_Memory_Locations + 0 + + + + true + + + + + + Use_RSTA_Pin + false + + + + true + + + + + + Reset_Memory_Latch_A + false + + + + false + + + + + + Reset_Priority_A + CE + + + + false + + + + + + Output_Reset_Value_A + 0 + + + + false + + + + + + Use_RSTB_Pin + false + + + + false + + + + + + Reset_Memory_Latch_B + false + + + + false + + + + + + Reset_Priority_B + CE + + + + false + + + + + + Output_Reset_Value_B + 0 + + + + false + + + + + + Reset_Type + SYNC + + + + false + + + + + + Additional_Inputs_for_Power_Estimation + false + + + + true + + + + + + Port_A_Clock + 100 + + + + true + + + + + + Port_A_Write_Rate + 50 + + + + true + + + + + + Port_B_Clock + 0 + + + + true + + + + + + Port_B_Write_Rate + 0 + + + + true + + + + + + Port_A_Enable_Rate + 100 + + + + true + + + + + + Port_B_Enable_Rate + 0 + + + + true + + + + + + Collision_Warnings + ALL + + + + true + + + + + + Disable_Collision_Warnings + false + + + + true + + + + + + Disable_Out_of_Range_Warnings + false + + + + true + + + + + + use_bram_block + Stand_Alone + + + + true + + + + + + MEM_FILE + no_mem_loaded + + + + true + + + + + + CTRL_ECC_ALGO + NONE + + + + true + + + + + + EN_SAFETY_CKT + false + + + + false + + + + + + + + Block Memory Generator + + XPM_MEMORY + + 1 + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/instr_blk_mem_sim/instr_blk_mem_sim.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/instr_blk_mem_sim/instr_blk_mem_sim.xci new file mode 100644 index 0000000..959feed --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/instr_blk_mem_sim/instr_blk_mem_sim.xci @@ -0,0 +1,265 @@ + + + xilinx.com + xci + unknown + 1.0 + + + instr_blk_mem_sim + + + 4096 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + OTHER + NONE + 8192 + 32 + + OTHER + NONE + 8192 + 32 + + + 100000000 + 0.000 + 10 + 10 + 1 + 4 + 0 + 1 + 9 + 0 + 0 + 2 + NONE + 0 + 0 + 0 + ./ + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + Estimated Power for IP : 4.238151 mW + virtexuplus + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + instr_blk_mem_sim.mem + no_coe_file_loaded + 0 + 0 + 0 + 0 + 1 + 1024 + 1024 + 64 + 64 + 0 + 0 + CE + CE + ALL + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1024 + 1024 + WRITE_FIRST + WRITE_FIRST + 64 + 64 + virtexuplus + 4 + Memory_Slave + AXI4_Full + false + Minimum_Area + false + 9 + NONE + no_coe_file_loaded + ALL + instr_blk_mem_sim + false + false + false + false + false + false + false + false + false + Use_ENA_Pin + Always_Enabled + Single_Bit_Error_Injection + false + Native + false + no_mem_loaded + Single_Port_RAM + WRITE_FIRST + WRITE_FIRST + 0 + 0 + BRAM + 0 + 100 + 100 + 50 + 0 + 0 + 0 + 8kx2 + false + false + 64 + 64 + false + false + false + false + 0 + false + false + CE + CE + SYNC + false + false + false + false + false + false + false + 1024 + 64 + 64 + No_ECC + false + false + false + Stand_Alone + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 1 + TRUE + . + + . + 2018.2 + OUT_OF_CONTEXT + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/instr_blk_mem_sim/instr_blk_mem_sim.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/instr_blk_mem_sim/instr_blk_mem_sim.xml new file mode 100644 index 0000000..d68a616 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/instr_blk_mem_sim/instr_blk_mem_sim.xml @@ -0,0 +1,4054 @@ + + + xilinx.com + customized_ip + instr_blk_mem_sim + 1.0 + + + CLK.ACLK + ACLK + AXI4 Interconnect Clock Input + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI + + + ASSOCIATED_RESET + s_aresetn + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.ARESETN + ARESETN + AXI4 Interconnect Reset Input + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + AXI_SLAVE_S_AXI + AXI_SLAVE + AXI_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + AXILite_SLAVE_S_AXI + AXILite_SLAVE + AXILite_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + BRAM_PORTA + BRAM_PORTA + BRAM_PORTA + + + + + + + ADDR + + + addra + + + + + CLK + + + clka + + + + + DIN + + + dina + + + + + DOUT + + + douta + + + + + EN + + + ena + + + + + RST + + + rsta + + + + + WE + + + wea + + + + + + MEM_SIZE + 8192 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + OTHER + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + + true + + + + + + BRAM_PORTB + BRAM_PORTB + BRAM_PORTB + + + + + + + ADDR + + + addrb + + + + + CLK + + + clkb + + + + + DIN + + + dinb + + + + + DOUT + + + doutb + + + + + EN + + + enb + + + + + RST + + + rstb + + + + + WE + + + web + + + + + + MEM_SIZE + 8192 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + OTHER + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + + false + + + + + + + + S_1 + + Mem0 + 0 + 4096 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + + + + clka + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rsta + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + ena + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regcea + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + wea + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addra + + in + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dina + + in + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + douta + + out + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + clkb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rstb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + enb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + regceb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + web + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + addrb + + in + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + dinb + + in + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + doutb + + out + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + eccpipece + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rdaddrecc + + out + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + sleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + deepsleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + shutdown + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rsta_busy + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rstb_busy + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_aclk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_wdata + + in + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wstrb + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rdata + + out + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rdaddrecc + + out + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_XDEVICEFAMILY + virtexuplus + + + C_ELABORATION_DIR + ./ + + + C_INTERFACE_TYPE + 0 + + + C_AXI_TYPE + 1 + + + C_AXI_SLAVE_TYPE + 0 + + + C_USE_BRAM_BLOCK + 0 + + + C_ENABLE_32BIT_ADDRESS + 0 + + + C_CTRL_ECC_ALGO + NONE + + + C_HAS_AXI_ID + 0 + + + C_AXI_ID_WIDTH + 4 + + + C_MEM_TYPE + 0 + + + C_BYTE_SIZE + 9 + + + C_ALGORITHM + 1 + + + C_PRIM_TYPE + 1 + + + C_LOAD_INIT_FILE + 0 + + + C_INIT_FILE_NAME + no_coe_file_loaded + + + C_INIT_FILE + instr_blk_mem_sim.mem + + + C_USE_DEFAULT_DATA + 0 + + + C_DEFAULT_DATA + 0 + + + C_HAS_RSTA + 0 + + + C_RST_PRIORITY_A + CE + + + C_RSTRAM_A + 0 + + + C_INITA_VAL + 0 + + + C_HAS_ENA + 1 + + + C_HAS_REGCEA + 0 + + + C_USE_BYTE_WEA + 0 + + + C_WEA_WIDTH + 1 + + + C_WRITE_MODE_A + WRITE_FIRST + + + C_WRITE_WIDTH_A + 64 + + + C_READ_WIDTH_A + 64 + + + C_WRITE_DEPTH_A + 1024 + + + C_READ_DEPTH_A + 1024 + + + C_ADDRA_WIDTH + 10 + + + C_HAS_RSTB + 0 + + + C_RST_PRIORITY_B + CE + + + C_RSTRAM_B + 0 + + + C_INITB_VAL + 0 + + + C_HAS_ENB + 0 + + + C_HAS_REGCEB + 0 + + + C_USE_BYTE_WEB + 0 + + + C_WEB_WIDTH + 1 + + + C_WRITE_MODE_B + WRITE_FIRST + + + C_WRITE_WIDTH_B + 64 + + + C_READ_WIDTH_B + 64 + + + C_WRITE_DEPTH_B + 1024 + + + C_READ_DEPTH_B + 1024 + + + C_ADDRB_WIDTH + 10 + + + C_HAS_MEM_OUTPUT_REGS_A + 0 + + + C_HAS_MEM_OUTPUT_REGS_B + 0 + + + C_HAS_MUX_OUTPUT_REGS_A + 0 + + + C_HAS_MUX_OUTPUT_REGS_B + 0 + + + C_MUX_PIPELINE_STAGES + 0 + + + C_HAS_SOFTECC_INPUT_REGS_A + 0 + + + C_HAS_SOFTECC_OUTPUT_REGS_B + 0 + + + C_USE_SOFTECC + 0 + + + C_USE_ECC + 0 + + + C_EN_ECC_PIPE + 0 + + + C_HAS_INJECTERR + 0 + + + C_SIM_COLLISION_CHECK + ALL + + + C_COMMON_CLK + 0 + + + C_DISABLE_WARN_BHV_COLL + 0 + + + C_EN_SLEEP_PIN + 0 + + + C_USE_URAM + 0 + + + C_EN_RDADDRA_CHG + 0 + + + C_EN_RDADDRB_CHG + 0 + + + C_EN_DEEPSLEEP_PIN + 0 + + + C_EN_SHUTDOWN_PIN + 0 + + + C_EN_SAFETY_CKT + 0 + + + C_DISABLE_WARN_BHV_RANGE + 0 + + + C_COUNT_36K_BRAM + 2 + + + C_COUNT_18K_BRAM + 0 + + + C_EST_POWER_SUMMARY + Estimated Power for IP : 4.238151 mW + + + + + + choice_list_0e6ad450 + 2 + 4 + 8 + 16 + 32 + 64 + 128 + 256 + 512 + 1024 + 2048 + + + choice_list_5453281d + Native + AXI4 + + + choice_list_5f2d7eda + 16kx1 + 8kx2 + 4kx4 + 2kx9 + 1kx18 + 512x36 + 256x72 + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_89a27b2f + 8 + 9 + + + choice_list_c8df20f0 + NONE + ECCH32-7 + ECCH64-8 + ECCHSIAO32-7 + ECCHSIAO64-8 + ECCHSIAO128-9 + + + choice_list_e9412e2c + BRAM + URAM + + + choice_pairs_07c32259 + WRITE_FIRST + READ_FIRST + NO_CHANGE + + + choice_pairs_27c66b0d + Stand_Alone + BRAM_Controller + + + choice_pairs_2adcaf32 + SYNC + ASYNC + + + choice_pairs_2d73cdeb + Always_Enabled + Use_ENB_Pin + + + choice_pairs_3949ecbf + Always_Enabled + Use_ENA_Pin + + + choice_pairs_3e9ce7ae + Minimum_Area + Low_Power + Fixed_Primitives + + + choice_pairs_44b9b2d1 + ALL + NONE + WARNING_ONLY + GENERATE_X_ONLY + + + choice_pairs_63de7f78 + CE + SR + + + choice_pairs_716d2fba + Single_Bit_Error_Injection + Double_Bit_Error_Injection + Single_and_Double_Bit_Error_Injection + + + choice_pairs_b91edaa2 + Memory_Slave + Peripheral_Slave + + + choice_pairs_c1013cbe + No_ECC + Soft_ECC + BuiltIn_ECC + + + choice_pairs_e4c322cb + AXI4_Full + AXI4_Lite + + + choice_pairs_e932d933 + Single_Port_RAM + Simple_Dual_Port_RAM + True_Dual_Port_RAM + Single_Port_ROM + Dual_Port_ROM + + + The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement. It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write port widths, as well as cores which can perform simultaneous write operations to separate locations, and simultaneous read operations from the same location. For more information on differences in interface and feature support between this core and the Dual Port Block Memory and Single Port Block Memory LogiCOREs, please consult the data sheet. + + + Component_Name + instr_blk_mem_sim + + + + true + + + + + + Interface_Type + Native + + + + true + + + + + + AXI_Type + AXI4_Full + + + + true + + + + + + AXI_Slave_Type + Memory_Slave + + + + true + + + + + + Use_AXI_ID + false + + + + false + + + + + + AXI_ID_Width + 4 + + + + false + + + + + + Memory_Type + Single_Port_RAM + + + + true + + + + + + PRIM_type_to_Implement + BRAM + + + + true + + + + + + Enable_32bit_Address + false + + + + true + + + + + + ecctype + No_ECC + + + + false + + + + + + ECC + false + + + + false + + + + + + softecc + false + + + + false + + + + + + EN_SLEEP_PIN + false + + + + true + + + + + + EN_DEEPSLEEP_PIN + false + + + + false + + + + + + EN_SHUTDOWN_PIN + false + + + + false + + + + + + EN_ECC_PIPE + false + + + + false + + + + + + RD_ADDR_CHNG_A + false + + + + false + + + + + + RD_ADDR_CHNG_B + false + + + + false + + + + + + Use_Error_Injection_Pins + false + + + + false + + + + + + Error_Injection_Type + Single_Bit_Error_Injection + + + + false + + + + + + Use_Byte_Write_Enable + false + + + + true + + + + + + Byte_Size + 9 + + + + false + + + + + + Algorithm + Minimum_Area + + + + true + + + + + + Primitive + 8kx2 + + + + false + + + + + + Assume_Synchronous_Clk + false + + + + false + + + + + + Write_Width_A + 64 + + + + true + + + + + + Write_Depth_A + 1024 + + + + true + + + + + + Read_Width_A + 64 + + + + true + + + + + + Operating_Mode_A + WRITE_FIRST + + + + true + + + + + + Enable_A + Use_ENA_Pin + + + + true + + + + + + Write_Width_B + 64 + + + + false + + + + + + Read_Width_B + 64 + + + + false + + + + + + Operating_Mode_B + WRITE_FIRST + + + + false + + + + + + Enable_B + Always_Enabled + + + + false + + + + + + Register_PortA_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortA_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEA_Pin + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Primitives + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Core + false + + + + false + + + + + + Use_REGCEB_Pin + false + + + + false + + + + + + register_porta_input_of_softecc + false + + + + false + + + + + + register_portb_output_of_softecc + false + + + + false + + + + + + Pipeline_Stages + 0 + + + + false + + + + + + Load_Init_File + false + + + + true + + + + + + Coe_File + no_coe_file_loaded + + + + false + + + + + + Fill_Remaining_Memory_Locations + false + + + + true + + + + + + Remaining_Memory_Locations + 0 + + + + false + + + + + + Use_RSTA_Pin + false + + + + true + + + + + + Reset_Memory_Latch_A + false + + + + false + + + + + + Reset_Priority_A + CE + + + + false + + + + + + Output_Reset_Value_A + 0 + + + + false + + + + + + Use_RSTB_Pin + false + + + + false + + + + + + Reset_Memory_Latch_B + false + + + + false + + + + + + Reset_Priority_B + CE + + + + false + + + + + + Output_Reset_Value_B + 0 + + + + false + + + + + + Reset_Type + SYNC + + + + false + + + + + + Additional_Inputs_for_Power_Estimation + false + + + + true + + + + + + Port_A_Clock + 100 + + + + true + + + + + + Port_A_Write_Rate + 50 + + + + true + + + + + + Port_B_Clock + 0 + + + + true + + + + + + Port_B_Write_Rate + 0 + + + + true + + + + + + Port_A_Enable_Rate + 100 + + + + true + + + + + + Port_B_Enable_Rate + 0 + + + + true + + + + + + Collision_Warnings + ALL + + + + true + + + + + + Disable_Collision_Warnings + false + + + + true + + + + + + Disable_Out_of_Range_Warnings + false + + + + true + + + + + + use_bram_block + Stand_Alone + + + + true + + + + + + MEM_FILE + no_mem_loaded + + + + true + + + + + + CTRL_ECC_ALGO + NONE + + + + true + + + + + + EN_SAFETY_CKT + false + + + + false + + + + + + + + Block Memory Generator + + XPM_MEMORY + + 1 + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bd b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bd new file mode 100644 index 0000000..3a5cc8a --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bd @@ -0,0 +1,441 @@ + + + + + xilinx.com + BlockDiagram + bd_9f2c + 1.00.a + + + isTop + true + + + + + IO + + + + + + TRACE + + + + + + CLK.CLK + Clk + Clock + + + + + + + CLK + + + Clk + + + + + + FREQ_HZ + 100000000 + + + + + + + + PHASE + 0.000 + + + + + + + + ASSOCIATED_ASYNC_RESET + Reset + + + + + + + + + + RST.RESET + Reset + Reset + + + + + + + RST + + + Reset + + + + + + POLARITY + ACTIVE_HIGH + + + + + + + + + + + + + BlockDiagram + :vivado.xilinx.com: + + + + + + Clk + + in + + + + Reset + + in + + + + + + + + xilinx.com + BlockDiagram + bd_9f2c_imp + 1.00.a + + + microblaze_I + + + bd_9f2c_microblaze_I_0 + 17 + mb_microblaze_0 + 0 + 1 + 1 + 0 + 1 + 1 + 1 + 0 + 3 + 0 + 0 + + + + + rst_0 + + + bd_9f2c_rst_0_0 + + + + ilmb + + + bd_9f2c_ilmb_0 + 2 + + + + dlmb + + + bd_9f2c_dlmb_0 + 3 + + + + dlmb_cntlr + + + bd_9f2c_dlmb_cntlr_0 + 0x0000000000000000 + 0x000000000000FFFF + 0x00000000C0010000 + + + + + ilmb_cntlr + + + bd_9f2c_ilmb_cntlr_0 + 0x0000000000000000 + 0x000000000000FFFF + 0x0000000080010000 + + + + lmb_bram_I + + + bd_9f2c_lmb_bram_I_0 + True_Dual_Port_RAM + + + + second_dlmb_cntlr + + + bd_9f2c_second_dlmb_cntlr_0 + 0x0000000000010000 + 0x0000000000017FFF + 0x00000000C0010000 + + + + + second_ilmb_cntlr + + + bd_9f2c_second_ilmb_cntlr_0 + 0x0000000000010000 + 0x0000000000017FFF + 0x0000000080010000 + + + + second_lmb_bram_I + + + bd_9f2c_second_lmb_bram_I_0 + True_Dual_Port_RAM + + + + iomodule_0 + + + bd_9f2c_iomodule_0_0 + iomodule + 0x0000000080000000 + 0x000000008000FFFF + 0x00000000C0000000 + 1 + 0x00000000C0000000 + 0x00000000FFFFFFFF + 0x00000000C0000000 + 1 + 1 + 17 + + + + + + ilmb + + + + + dlmb + + + + + ilmb_sl_0 + + + + + dlmb_sl_0 + + + + + dlmb_sl_1 + + + + + ilmb_port + + + + + dlmb_port + + + + + ilmb_sl_1 + + + + + dlmb_sl_2 + + + + + ilmb_port_2 + + + + + dlmb_port_2 + + + + + + + Clk2 + + + + + + + + + + + + + Reset + + + + + MB_Reset + + + + + LMB_Rst2 + + + + + + + + + + IO_Rst + + + + + + + + + + + + + + + + xilinx.com + Addressing/microblaze_I + microblaze + 10.0 + + + DLMB + + + + + + + + ILMB + + + + + + + + + + Data + 4G + 32 + + + SEG_dlmb_cntlr_Mem + /dlmb_cntlr/SLMB/Mem + 0x00000000 + 64K + + + SEG_iomodule_0_IO + /iomodule_0/SLMB/IO + 0xC0000000 + 1G + + + SEG_iomodule_0_Reg + /iomodule_0/SLMB/Reg + 0x80000000 + 64K + + + SEG_second_dlmb_cntlr_Mem + /second_dlmb_cntlr/SLMB/Mem + 0x00010000 + 32K + + + + + Instruction + 4G + 32 + + + SEG_ilmb_cntlr_Mem + /ilmb_cntlr/SLMB/Mem + 0x00000000 + 64K + + + SEG_second_ilmb_cntlr_Mem + /second_ilmb_cntlr/SLMB/Mem + 0x00010000 + 32K + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bxml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bxml new file mode 100644 index 0000000..16f5b83 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/bd_9f2c.bxml @@ -0,0 +1,100 @@ + + + + Composite Fileset + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/hdl/bd_9f2c_wrapper.v b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/hdl/bd_9f2c_wrapper.v new file mode 100644 index 0000000..febbf3b --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/hdl/bd_9f2c_wrapper.v @@ -0,0 +1,173 @@ +//Copyright 1986-2018 Xilinx, Inc. All Rights Reserved. +//-------------------------------------------------------------------------------- +//Command: generate_target bd_9f2c_wrapper.bd +//Design : bd_9f2c_wrapper +//Purpose: IP block netlist +//-------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module bd_9f2c_wrapper + (Clk, + IO_addr_strobe, + IO_address, + IO_byte_enable, + IO_read_data, + IO_read_strobe, + IO_ready, + IO_write_data, + IO_write_strobe, + Reset, + TRACE_data_access, + TRACE_data_address, + TRACE_data_byte_enable, + TRACE_data_read, + TRACE_data_write, + TRACE_data_write_value, + TRACE_dcache_hit, + TRACE_dcache_rdy, + TRACE_dcache_read, + TRACE_dcache_req, + TRACE_delay_slot, + TRACE_ex_piperun, + TRACE_exception_kind, + TRACE_exception_taken, + TRACE_icache_hit, + TRACE_icache_rdy, + TRACE_icache_req, + TRACE_instruction, + TRACE_jump_hit, + TRACE_jump_taken, + TRACE_mb_halted, + TRACE_mem_piperun, + TRACE_msr_reg, + TRACE_new_reg_value, + TRACE_of_piperun, + TRACE_pc, + TRACE_pid_reg, + TRACE_reg_addr, + TRACE_reg_write, + TRACE_valid_instr); + input Clk; + output IO_addr_strobe; + output [31:0]IO_address; + output [3:0]IO_byte_enable; + input [31:0]IO_read_data; + output IO_read_strobe; + input IO_ready; + output [31:0]IO_write_data; + output IO_write_strobe; + input Reset; + output TRACE_data_access; + output [0:31]TRACE_data_address; + output [0:3]TRACE_data_byte_enable; + output TRACE_data_read; + output TRACE_data_write; + output [0:31]TRACE_data_write_value; + output TRACE_dcache_hit; + output TRACE_dcache_rdy; + output TRACE_dcache_read; + output TRACE_dcache_req; + output TRACE_delay_slot; + output TRACE_ex_piperun; + output [0:4]TRACE_exception_kind; + output TRACE_exception_taken; + output TRACE_icache_hit; + output TRACE_icache_rdy; + output TRACE_icache_req; + output [0:31]TRACE_instruction; + output TRACE_jump_hit; + output TRACE_jump_taken; + output TRACE_mb_halted; + output TRACE_mem_piperun; + output [0:14]TRACE_msr_reg; + output [0:31]TRACE_new_reg_value; + output TRACE_of_piperun; + output [0:31]TRACE_pc; + output [0:7]TRACE_pid_reg; + output [0:4]TRACE_reg_addr; + output TRACE_reg_write; + output TRACE_valid_instr; + + wire Clk; + wire IO_addr_strobe; + wire [31:0]IO_address; + wire [3:0]IO_byte_enable; + wire [31:0]IO_read_data; + wire IO_read_strobe; + wire IO_ready; + wire [31:0]IO_write_data; + wire IO_write_strobe; + wire Reset; + wire TRACE_data_access; + wire [0:31]TRACE_data_address; + wire [0:3]TRACE_data_byte_enable; + wire TRACE_data_read; + wire TRACE_data_write; + wire [0:31]TRACE_data_write_value; + wire TRACE_dcache_hit; + wire TRACE_dcache_rdy; + wire TRACE_dcache_read; + wire TRACE_dcache_req; + wire TRACE_delay_slot; + wire TRACE_ex_piperun; + wire [0:4]TRACE_exception_kind; + wire TRACE_exception_taken; + wire TRACE_icache_hit; + wire TRACE_icache_rdy; + wire TRACE_icache_req; + wire [0:31]TRACE_instruction; + wire TRACE_jump_hit; + wire TRACE_jump_taken; + wire TRACE_mb_halted; + wire TRACE_mem_piperun; + wire [0:14]TRACE_msr_reg; + wire [0:31]TRACE_new_reg_value; + wire TRACE_of_piperun; + wire [0:31]TRACE_pc; + wire [0:7]TRACE_pid_reg; + wire [0:4]TRACE_reg_addr; + wire TRACE_reg_write; + wire TRACE_valid_instr; + + bd_9f2c bd_9f2c_i + (.Clk(Clk), + .IO_addr_strobe(IO_addr_strobe), + .IO_address(IO_address), + .IO_byte_enable(IO_byte_enable), + .IO_read_data(IO_read_data), + .IO_read_strobe(IO_read_strobe), + .IO_ready(IO_ready), + .IO_write_data(IO_write_data), + .IO_write_strobe(IO_write_strobe), + .Reset(Reset), + .TRACE_data_access(TRACE_data_access), + .TRACE_data_address(TRACE_data_address), + .TRACE_data_byte_enable(TRACE_data_byte_enable), + .TRACE_data_read(TRACE_data_read), + .TRACE_data_write(TRACE_data_write), + .TRACE_data_write_value(TRACE_data_write_value), + .TRACE_dcache_hit(TRACE_dcache_hit), + .TRACE_dcache_rdy(TRACE_dcache_rdy), + .TRACE_dcache_read(TRACE_dcache_read), + .TRACE_dcache_req(TRACE_dcache_req), + .TRACE_delay_slot(TRACE_delay_slot), + .TRACE_ex_piperun(TRACE_ex_piperun), + .TRACE_exception_kind(TRACE_exception_kind), + .TRACE_exception_taken(TRACE_exception_taken), + .TRACE_icache_hit(TRACE_icache_hit), + .TRACE_icache_rdy(TRACE_icache_rdy), + .TRACE_icache_req(TRACE_icache_req), + .TRACE_instruction(TRACE_instruction), + .TRACE_jump_hit(TRACE_jump_hit), + .TRACE_jump_taken(TRACE_jump_taken), + .TRACE_mb_halted(TRACE_mb_halted), + .TRACE_mem_piperun(TRACE_mem_piperun), + .TRACE_msr_reg(TRACE_msr_reg), + .TRACE_new_reg_value(TRACE_new_reg_value), + .TRACE_of_piperun(TRACE_of_piperun), + .TRACE_pc(TRACE_pc), + .TRACE_pid_reg(TRACE_pid_reg), + .TRACE_reg_addr(TRACE_reg_addr), + .TRACE_reg_write(TRACE_reg_write), + .TRACE_valid_instr(TRACE_valid_instr)); +endmodule diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xci new file mode 100644 index 0000000..258278c --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xci @@ -0,0 +1,955 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_microblaze_I_0 + + + + 100000000 + 0.000 + + 30000000 + 0.000 + 1 + 32 + 0 + LEVEL_HIGH + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 100000000 + 0 + 0 + 0 + 0 + 0 + 100000000 + 1 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + 0 + 0 + LEVEL_HIGH + 0 + 0 + 0 + 100000000 + 0 + 0 + 0 + 0 + 0 + 100000000 + 1 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 17 + 1 + 1 + 0 + 1 + 3 + 0 + 0x0000000000000000 + 0 + 8192 + 32 + 17 + 0 + 0x0000000000000000 + 8192 + 0 + 0 + 0x000000003FFFFFFF + 4 + 0 + 0 + 32 + 0 + 5 + 0 + 0 + 1 + 0 + 0 + 8192 + 0 + 0 + 0 + 1 + 0 + 1 + 1 + virtexuplus + 0 + 0 + 100000000 + 0 + 0 + 32 + 0 + 0x0000000000000000 + 0 + 0 + 0x000000003FFFFFFF + 4 + 0 + 0 + 0 + 0 + bd_9f2c_microblaze_I_0 + 2 + 0 + 0 + 1 + 0 + 0 + 4 + 2 + 0 + 3 + 16 + 32 + 32 + 0 + 31 + 32 + 0 + 0 + 32 + 32 + 31 + 32 + 0 + 1 + 0 + 0 + 2 + 2 + 1 + 1 + 2 + 0 + 0 + 17 + 32 + 0 + 0x00 + 0x00000000 + 0x00000000 + 0 + 0 + 1 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 32 + 17 + 1 + 1 + 0 + 1 + 3 + 0 + 0x00000000 + 0 + 8192 + 32 + 17 + 0 + 0x0000000000000000 + 8192 + 0 + 0 + 0x000000003FFFFFFF + 4 + 0 + 0 + 0 + 32 + 0 + 5 + 0 + 0 + 1 + 0 + 0 + 8192 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 1 + 0 + 1 + 0 + 0 + 100000000 + 0 + 0 + 0 + 0x0000000000000000 + 0 + 0 + 0x000000003FFFFFFF + 4 + 0 + 0 + 0 + 0 + 0 + mb_microblaze_0 + 2 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 4 + 2 + 0 + 3 + 16 + 32 + 5 + 5 + 1 + 0 + 1 + 1 + 0 + 31 + 1 + 32 + 32 + 0 + 1 + 0 + 32 + 5 + 5 + 1 + 1 + 1 + 0 + 31 + 1 + 32 + 32 + 1 + 0 + 1 + 0 + 0 + 2 + 2 + 1 + 1 + 2 + 0 + 0 + 17 + 0 + 0x00 + 0x00000000 + 0 + 0 + 0 + 0 + 0 + 0 + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 0 + 1 + 0 + 1 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + bd_9f2c_microblaze_I_0 + 0 + 0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 7 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xml new file mode 100644 index 0000000..8ef73ae --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_0/bd_9f2c_microblaze_I_0.xml @@ -0,0 +1,26887 @@ + + + xilinx.com + customized_ip + bd_9f2c_microblaze_I_0 + 1.0 + + + CLK.CLK + Clk + Clock input + + + + + + + CLK + + + Clk + + + + + + ASSOCIATED_BUSIF + M0_AXIS:S0_AXIS:M1_AXIS:S1_AXIS:M2_AXIS:S2_AXIS:M3_AXIS:S3_AXIS:M4_AXIS:S4_AXIS:M5_AXIS:S5_AXIS:M6_AXIS:S6_AXIS:M7_AXIS:S7_AXIS:M8_AXIS:S8_AXIS:M9_AXIS:S9_AXIS:M10_AXIS:S10_AXIS:M11_AXIS:S11_AXIS:M12_AXIS:S12_AXIS:M13_AXIS:S13_AXIS:M14_AXIS:S14_AXIS:M15_AXIS:S15_AXIS:DLMB:ILMB:M_AXI_DP:M_AXI_IP:M_AXI_DC:M_AXI_IC:M_ACE_DC:M_ACE_IC:MON_DLMB:MON_ILMB:MON_AXI_DP:MON_AXI_IP:MON_AXI_DC:MON_AXI_IC:MON_ACE_DC:MON_ACE_IC + + + ASSOCIATED_RESET + Reset + + + FREQ_HZ + Clk frequency + Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.RESET + Reset + Reset + + + + + + + RST + + + Reset + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PROCESSOR + + + + + INTERRUPT + INTERRUPT + Interrupt Input + + + + + + + ACK + + + Interrupt_Ack + + + + + ADDRESS + + + Interrupt_Address + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + LOW_LATENCY + 0 + + + + + + true + + + + + + MON_INTERRUPT + INTERRUPT + Interrupt Input + + + + + + + ACK + + + Interrupt_Ack + + + + + ADDRESS + + + Interrupt_Address + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + LOW_LATENCY + 0 + + + + + + false + + + + + + DLMB + DLMB + Data Local Memory Bus + + + + + + + + + ABUS + + + Data_Addr + + + + + ADDRSTROBE + + + D_AS + + + + + BE + + + Byte_Enable + + + + + CE + + + DCE + + + + + READDBUS + + + Data_Read + + + + + READSTROBE + + + Read_Strobe + + + + + READY + + + DReady + + + + + UE + + + DUE + + + + + WAIT + + + DWait + + + + + WRITEDBUS + + + Data_Write + + + + + WRITESTROBE + + + Write_Strobe + + + + + + ADDR_WIDTH + 32 + + + DATA_WIDTH + 32 + + + READ_WRITE_MODE + READ_WRITE + + + + + + true + + + + + + MON_DLMB + DLMB + Data Local Memory Bus Monitor + + + + + + + ABUS + + + Data_Addr + + + + + ADDRSTROBE + + + D_AS + + + + + BE + + + Byte_Enable + + + + + CE + + + DCE + + + + + READDBUS + + + Data_Read + + + + + READSTROBE + + + Read_Strobe + + + + + READY + + + DReady + + + + + UE + + + DUE + + + + + WAIT + + + DWait + + + + + WRITEDBUS + + + Data_Write + + + + + WRITESTROBE + + + Write_Strobe + + + + + + ADDR_WIDTH + 32 + + + DATA_WIDTH + 32 + + + READ_WRITE_MODE + READ_WRITE + + + + + + false + + + + + + ILMB + ILMB + Instruction Local Memory Bus + + + + + + + + + ABUS + + + Instr_Addr + + + + + ADDRSTROBE + + + I_AS + + + + + CE + + + ICE + + + + + READDBUS + + + Instr + + + + + READSTROBE + + + IFetch + + + + + READY + + + IReady + + + + + UE + + + IUE + + + + + WAIT + + + IWAIT + + + + + + ADDR_WIDTH + 32 + + + DATA_WIDTH + 32 + + + READ_WRITE_MODE + READ_ONLY + + + + + + true + + + + + + MON_ILMB + ILMB + Instruction Local Memory Bus Monitor + + + + + + + ABUS + + + Instr_Addr + + + + + ADDRSTROBE + + + I_AS + + + + + CE + + + ICE + + + + + READDBUS + + + Instr + + + + + READSTROBE + + + IFetch + + + + + READY + + + IReady + + + + + UE + + + IUE + + + + + WAIT + + + IWAIT + + + + + + ADDR_WIDTH + 32 + + + DATA_WIDTH + 32 + + + READ_WRITE_MODE + READ_ONLY + + + + + + false + + + + + + M_AXI_DP + M_AXI_DP + Master AXI4 Data Peripheral Interface + + + + + + + + + ARADDR + + + M_AXI_DP_ARADDR + + + + + ARBURST + + + M_AXI_DP_ARBURST + + + + + ARCACHE + + + M_AXI_DP_ARCACHE + + + + + ARID + + + M_AXI_DP_ARID + + + + + ARLEN + + + M_AXI_DP_ARLEN + + + + + ARLOCK + + + M_AXI_DP_ARLOCK + + + + + ARPROT + + + M_AXI_DP_ARPROT + + + + + ARQOS + + + M_AXI_DP_ARQOS + + + + + ARREADY + + + M_AXI_DP_ARREADY + + + + + ARSIZE + + + M_AXI_DP_ARSIZE + + + + + ARVALID + + + M_AXI_DP_ARVALID + + + + + AWADDR + + + M_AXI_DP_AWADDR + + + + + AWBURST + + + M_AXI_DP_AWBURST + + + + + AWCACHE + + + M_AXI_DP_AWCACHE + + + + + AWID + + + M_AXI_DP_AWID + + + + + AWLEN + + + M_AXI_DP_AWLEN + + + + + AWLOCK + + + M_AXI_DP_AWLOCK + + + + + AWPROT + + + M_AXI_DP_AWPROT + + + + + AWQOS + + + M_AXI_DP_AWQOS + + + + + AWREADY + + + M_AXI_DP_AWREADY + + + + + AWSIZE + + + M_AXI_DP_AWSIZE + + + + + AWVALID + + + M_AXI_DP_AWVALID + + + + + BID + + + M_AXI_DP_BID + + + + + BREADY + + + M_AXI_DP_BREADY + + + + + BRESP + + + M_AXI_DP_BRESP + + + + + BVALID + + + M_AXI_DP_BVALID + + + + + RDATA + + + M_AXI_DP_RDATA + + + + + RID + + + M_AXI_DP_RID + + + + + RLAST + + + M_AXI_DP_RLAST + + + + + RREADY + + + M_AXI_DP_RREADY + + + + + RRESP + + + M_AXI_DP_RRESP + + + + + RVALID + + + M_AXI_DP_RVALID + + + + + WDATA + + + M_AXI_DP_WDATA + + + + + WLAST + + + M_AXI_DP_WLAST + + + + + WREADY + + + M_AXI_DP_WREADY + + + + + WSTRB + + + M_AXI_DP_WSTRB + + + + + WVALID + + + M_AXI_DP_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 0 + + + DATA_WIDTH + 32 + + + ADDR_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 1 + + + NUM_WRITE_OUTSTANDING + 1 + + + NUM_READ_THREADS + 1 + + + NUM_WRITE_THREADS + 1 + + + MAX_BURST_LENGTH + 1 + + + PROTOCOL + AXI4LITE + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + MON_AXI_DP + M_AXI_DP + Master AXI4 Data Peripheral Interface Monitor + + + + + + + ARADDR + + + M_AXI_DP_ARADDR + + + + + ARBURST + + + M_AXI_DP_ARBURST + + + + + ARCACHE + + + M_AXI_DP_ARCACHE + + + + + ARID + + + M_AXI_DP_ARID + + + + + ARLEN + + + M_AXI_DP_ARLEN + + + + + ARLOCK + + + M_AXI_DP_ARLOCK + + + + + ARPROT + + + M_AXI_DP_ARPROT + + + + + ARQOS + + + M_AXI_DP_ARQOS + + + + + ARREADY + + + M_AXI_DP_ARREADY + + + + + ARSIZE + + + M_AXI_DP_ARSIZE + + + + + ARVALID + + + M_AXI_DP_ARVALID + + + + + AWADDR + + + M_AXI_DP_AWADDR + + + + + AWBURST + + + M_AXI_DP_AWBURST + + + + + AWCACHE + + + M_AXI_DP_AWCACHE + + + + + AWID + + + M_AXI_DP_AWID + + + + + AWLEN + + + M_AXI_DP_AWLEN + + + + + AWLOCK + + + M_AXI_DP_AWLOCK + + + + + AWPROT + + + M_AXI_DP_AWPROT + + + + + AWQOS + + + M_AXI_DP_AWQOS + + + + + AWREADY + + + M_AXI_DP_AWREADY + + + + + AWSIZE + + + M_AXI_DP_AWSIZE + + + + + AWVALID + + + M_AXI_DP_AWVALID + + + + + BID + + + M_AXI_DP_BID + + + + + BREADY + + + M_AXI_DP_BREADY + + + + + BRESP + + + M_AXI_DP_BRESP + + + + + BVALID + + + M_AXI_DP_BVALID + + + + + RDATA + + + M_AXI_DP_RDATA + + + + + RID + + + M_AXI_DP_RID + + + + + RLAST + + + M_AXI_DP_RLAST + + + + + RREADY + + + M_AXI_DP_RREADY + + + + + RRESP + + + M_AXI_DP_RRESP + + + + + RVALID + + + M_AXI_DP_RVALID + + + + + WDATA + + + M_AXI_DP_WDATA + + + + + WLAST + + + M_AXI_DP_WLAST + + + + + WREADY + + + M_AXI_DP_WREADY + + + + + WSTRB + + + M_AXI_DP_WSTRB + + + + + WVALID + + + M_AXI_DP_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 0 + + + DATA_WIDTH + 32 + + + ADDR_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 1 + + + NUM_WRITE_OUTSTANDING + 1 + + + NUM_READ_THREADS + 1 + + + NUM_WRITE_THREADS + 1 + + + MAX_BURST_LENGTH + 1 + + + PROTOCOL + AXI4LITE + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + M_AXI_IP + M_AXI_IP + Master AXI4 Instruction Peripheral Interface + + + + + + + + + ARADDR + + + M_AXI_IP_ARADDR + + + + + ARBURST + + + M_AXI_IP_ARBURST + + + + + ARCACHE + + + M_AXI_IP_ARCACHE + + + + + ARID + + + M_AXI_IP_ARID + + + + + ARLEN + + + M_AXI_IP_ARLEN + + + + + ARLOCK + + + M_AXI_IP_ARLOCK + + + + + ARPROT + + + M_AXI_IP_ARPROT + + + + + ARQOS + + + M_AXI_IP_ARQOS + + + + + ARREADY + + + M_AXI_IP_ARREADY + + + + + ARSIZE + + + M_AXI_IP_ARSIZE + + + + + ARVALID + + + M_AXI_IP_ARVALID + + + + + AWADDR + + + M_AXI_IP_AWADDR + + + + + AWBURST + + + M_AXI_IP_AWBURST + + + + + AWCACHE + + + M_AXI_IP_AWCACHE + + + + + AWID + + + M_AXI_IP_AWID + + + + + AWLEN + + + M_AXI_IP_AWLEN + + + + + AWLOCK + + + M_AXI_IP_AWLOCK + + + + + AWPROT + + + M_AXI_IP_AWPROT + + + + + AWQOS + + + M_AXI_IP_AWQOS + + + + + AWREADY + + + M_AXI_IP_AWREADY + + + + + AWSIZE + + + M_AXI_IP_AWSIZE + + + + + AWVALID + + + M_AXI_IP_AWVALID + + + + + BID + + + M_AXI_IP_BID + + + + + BREADY + + + M_AXI_IP_BREADY + + + + + BRESP + + + M_AXI_IP_BRESP + + + + + BVALID + + + M_AXI_IP_BVALID + + + + + RDATA + + + M_AXI_IP_RDATA + + + + + RID + + + M_AXI_IP_RID + + + + + RLAST + + + M_AXI_IP_RLAST + + + + + RREADY + + + M_AXI_IP_RREADY + + + + + RRESP + + + M_AXI_IP_RRESP + + + + + RVALID + + + M_AXI_IP_RVALID + + + + + WDATA + + + M_AXI_IP_WDATA + + + + + WLAST + + + M_AXI_IP_WLAST + + + + + WREADY + + + M_AXI_IP_WREADY + + + + + WSTRB + + + M_AXI_IP_WSTRB + + + + + WVALID + + + M_AXI_IP_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 0 + + + DATA_WIDTH + 32 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4LITE + + + NUM_READ_OUTSTANDING + 1 + + + NUM_READ_THREADS + 1 + + + MAX_BURST_LENGTH + 1 + + + HAS_WSTRB + 0 + + + HAS_BRESP + 0 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + MON_AXI_IP + M_AXI_IP + Master AXI4 Instruction Peripheral Interface Monitor + + + + + + + ARADDR + + + M_AXI_IP_ARADDR + + + + + ARBURST + + + M_AXI_IP_ARBURST + + + + + ARCACHE + + + M_AXI_IP_ARCACHE + + + + + ARID + + + M_AXI_IP_ARID + + + + + ARLEN + + + M_AXI_IP_ARLEN + + + + + ARLOCK + + + M_AXI_IP_ARLOCK + + + + + ARPROT + + + M_AXI_IP_ARPROT + + + + + ARQOS + + + M_AXI_IP_ARQOS + + + + + ARREADY + + + M_AXI_IP_ARREADY + + + + + ARSIZE + + + M_AXI_IP_ARSIZE + + + + + ARVALID + + + M_AXI_IP_ARVALID + + + + + AWADDR + + + M_AXI_IP_AWADDR + + + + + AWBURST + + + M_AXI_IP_AWBURST + + + + + AWCACHE + + + M_AXI_IP_AWCACHE + + + + + AWID + + + M_AXI_IP_AWID + + + + + AWLEN + + + M_AXI_IP_AWLEN + + + + + AWLOCK + + + M_AXI_IP_AWLOCK + + + + + AWPROT + + + M_AXI_IP_AWPROT + + + + + AWQOS + + + M_AXI_IP_AWQOS + + + + + AWREADY + + + M_AXI_IP_AWREADY + + + + + AWSIZE + + + M_AXI_IP_AWSIZE + + + + + AWVALID + + + M_AXI_IP_AWVALID + + + + + BID + + + M_AXI_IP_BID + + + + + BREADY + + + M_AXI_IP_BREADY + + + + + BRESP + + + M_AXI_IP_BRESP + + + + + BVALID + + + M_AXI_IP_BVALID + + + + + RDATA + + + M_AXI_IP_RDATA + + + + + RID + + + M_AXI_IP_RID + + + + + RLAST + + + M_AXI_IP_RLAST + + + + + RREADY + + + M_AXI_IP_RREADY + + + + + RRESP + + + M_AXI_IP_RRESP + + + + + RVALID + + + M_AXI_IP_RVALID + + + + + WDATA + + + M_AXI_IP_WDATA + + + + + WLAST + + + M_AXI_IP_WLAST + + + + + WREADY + + + M_AXI_IP_WREADY + + + + + WSTRB + + + M_AXI_IP_WSTRB + + + + + WVALID + + + M_AXI_IP_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 0 + + + DATA_WIDTH + 32 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4LITE + + + NUM_READ_OUTSTANDING + 1 + + + NUM_READ_THREADS + 1 + + + MAX_BURST_LENGTH + 1 + + + HAS_WSTRB + 0 + + + HAS_BRESP + 0 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + M0_AXIS + M0_AXIS + Master AXI4 Stream Interface 0 + + + + + + + TDATA + + + M0_AXIS_TDATA + + + + + TLAST + + + M0_AXIS_TLAST + + + + + TREADY + + + M0_AXIS_TREADY + + + + + TVALID + + + M0_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S0_AXIS + S0_AXIS + Slave AXI4 Stream Interface 0 + + + + + + + TDATA + + + S0_AXIS_TDATA + + + + + TLAST + + + S0_AXIS_TLAST + + + + + TREADY + + + S0_AXIS_TREADY + + + + + TVALID + + + S0_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M1_AXIS + M1_AXIS + Master AXI4 Stream Interface 1 + + + + + + + TDATA + + + M1_AXIS_TDATA + + + + + TLAST + + + M1_AXIS_TLAST + + + + + TREADY + + + M1_AXIS_TREADY + + + + + TVALID + + + M1_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S1_AXIS + S1_AXIS + Slave AXI4 Stream Interface 1 + + + + + + + TDATA + + + S1_AXIS_TDATA + + + + + TLAST + + + S1_AXIS_TLAST + + + + + TREADY + + + S1_AXIS_TREADY + + + + + TVALID + + + S1_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M2_AXIS + M2_AXIS + Master AXI4 Stream Interface 2 + + + + + + + TDATA + + + M2_AXIS_TDATA + + + + + TLAST + + + M2_AXIS_TLAST + + + + + TREADY + + + M2_AXIS_TREADY + + + + + TVALID + + + M2_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S2_AXIS + S2_AXIS + Slave AXI4 Stream Interface 2 + + + + + + + TDATA + + + S2_AXIS_TDATA + + + + + TLAST + + + S2_AXIS_TLAST + + + + + TREADY + + + S2_AXIS_TREADY + + + + + TVALID + + + S2_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M3_AXIS + M3_AXIS + Master AXI4 Stream Interface 3 + + + + + + + TDATA + + + M3_AXIS_TDATA + + + + + TLAST + + + M3_AXIS_TLAST + + + + + TREADY + + + M3_AXIS_TREADY + + + + + TVALID + + + M3_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S3_AXIS + S3_AXIS + Slave AXI4 Stream Interface 3 + + + + + + + TDATA + + + S3_AXIS_TDATA + + + + + TLAST + + + S3_AXIS_TLAST + + + + + TREADY + + + S3_AXIS_TREADY + + + + + TVALID + + + S3_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M4_AXIS + M4_AXIS + Master AXI4 Stream Interface 4 + + + + + + + TDATA + + + M4_AXIS_TDATA + + + + + TLAST + + + M4_AXIS_TLAST + + + + + TREADY + + + M4_AXIS_TREADY + + + + + TVALID + + + M4_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S4_AXIS + S4_AXIS + Slave AXI4 Stream Interface 4 + + + + + + + TDATA + + + S4_AXIS_TDATA + + + + + TLAST + + + S4_AXIS_TLAST + + + + + TREADY + + + S4_AXIS_TREADY + + + + + TVALID + + + S4_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M5_AXIS + M5_AXIS + Master AXI4 Stream Interface 5 + + + + + + + TDATA + + + M5_AXIS_TDATA + + + + + TLAST + + + M5_AXIS_TLAST + + + + + TREADY + + + M5_AXIS_TREADY + + + + + TVALID + + + M5_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S5_AXIS + S5_AXIS + Slave AXI4 Stream Interface 5 + + + + + + + TDATA + + + S5_AXIS_TDATA + + + + + TLAST + + + S5_AXIS_TLAST + + + + + TREADY + + + S5_AXIS_TREADY + + + + + TVALID + + + S5_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M6_AXIS + M6_AXIS + Master AXI4 Stream Interface 6 + + + + + + + TDATA + + + M6_AXIS_TDATA + + + + + TLAST + + + M6_AXIS_TLAST + + + + + TREADY + + + M6_AXIS_TREADY + + + + + TVALID + + + M6_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S6_AXIS + S6_AXIS + Slave AXI4 Stream Interface 6 + + + + + + + TDATA + + + S6_AXIS_TDATA + + + + + TLAST + + + S6_AXIS_TLAST + + + + + TREADY + + + S6_AXIS_TREADY + + + + + TVALID + + + S6_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M7_AXIS + M7_AXIS + Master AXI4 Stream Interface 7 + + + + + + + TDATA + + + M7_AXIS_TDATA + + + + + TLAST + + + M7_AXIS_TLAST + + + + + TREADY + + + M7_AXIS_TREADY + + + + + TVALID + + + M7_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S7_AXIS + S7_AXIS + Slave AXI4 Stream Interface 7 + + + + + + + TDATA + + + S7_AXIS_TDATA + + + + + TLAST + + + S7_AXIS_TLAST + + + + + TREADY + + + S7_AXIS_TREADY + + + + + TVALID + + + S7_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M8_AXIS + M8_AXIS + Master AXI4 Stream Interface 8 + + + + + + + TDATA + + + M8_AXIS_TDATA + + + + + TLAST + + + M8_AXIS_TLAST + + + + + TREADY + + + M8_AXIS_TREADY + + + + + TVALID + + + M8_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S8_AXIS + S8_AXIS + Slave AXI4 Stream Interface 8 + + + + + + + TDATA + + + S8_AXIS_TDATA + + + + + TLAST + + + S8_AXIS_TLAST + + + + + TREADY + + + S8_AXIS_TREADY + + + + + TVALID + + + S8_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M9_AXIS + M9_AXIS + Master AXI4 Stream Interface 9 + + + + + + + TDATA + + + M9_AXIS_TDATA + + + + + TLAST + + + M9_AXIS_TLAST + + + + + TREADY + + + M9_AXIS_TREADY + + + + + TVALID + + + M9_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S9_AXIS + S9_AXIS + Slave AXI4 Stream Interface 9 + + + + + + + TDATA + + + S9_AXIS_TDATA + + + + + TLAST + + + S9_AXIS_TLAST + + + + + TREADY + + + S9_AXIS_TREADY + + + + + TVALID + + + S9_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M10_AXIS + M10_AXIS + Master AXI4 Stream Interface 10 + + + + + + + TDATA + + + M10_AXIS_TDATA + + + + + TLAST + + + M10_AXIS_TLAST + + + + + TREADY + + + M10_AXIS_TREADY + + + + + TVALID + + + M10_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S10_AXIS + S10_AXIS + Slave AXI4 Stream Interface 10 + + + + + + + TDATA + + + S10_AXIS_TDATA + + + + + TLAST + + + S10_AXIS_TLAST + + + + + TREADY + + + S10_AXIS_TREADY + + + + + TVALID + + + S10_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M11_AXIS + M11_AXIS + Master AXI4 Stream Interface 11 + + + + + + + TDATA + + + M11_AXIS_TDATA + + + + + TLAST + + + M11_AXIS_TLAST + + + + + TREADY + + + M11_AXIS_TREADY + + + + + TVALID + + + M11_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S11_AXIS + S11_AXIS + Slave AXI4 Stream Interface 11 + + + + + + + TDATA + + + S11_AXIS_TDATA + + + + + TLAST + + + S11_AXIS_TLAST + + + + + TREADY + + + S11_AXIS_TREADY + + + + + TVALID + + + S11_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M12_AXIS + M12_AXIS + Master AXI4 Stream Interface 12 + + + + + + + TDATA + + + M12_AXIS_TDATA + + + + + TLAST + + + M12_AXIS_TLAST + + + + + TREADY + + + M12_AXIS_TREADY + + + + + TVALID + + + M12_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S12_AXIS + S12_AXIS + Slave AXI4 Stream Interface 12 + + + + + + + TDATA + + + S12_AXIS_TDATA + + + + + TLAST + + + S12_AXIS_TLAST + + + + + TREADY + + + S12_AXIS_TREADY + + + + + TVALID + + + S12_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M13_AXIS + M13_AXIS + Master AXI4 Stream Interface 13 + + + + + + + TDATA + + + M13_AXIS_TDATA + + + + + TLAST + + + M13_AXIS_TLAST + + + + + TREADY + + + M13_AXIS_TREADY + + + + + TVALID + + + M13_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S13_AXIS + S13_AXIS + Slave AXI4 Stream Interface 13 + + + + + + + TDATA + + + S13_AXIS_TDATA + + + + + TLAST + + + S13_AXIS_TLAST + + + + + TREADY + + + S13_AXIS_TREADY + + + + + TVALID + + + S13_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M14_AXIS + M14_AXIS + Master AXI4 Stream Interface 14 + + + + + + + TDATA + + + M14_AXIS_TDATA + + + + + TLAST + + + M14_AXIS_TLAST + + + + + TREADY + + + M14_AXIS_TREADY + + + + + TVALID + + + M14_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S14_AXIS + S14_AXIS + Slave AXI4 Stream Interface 14 + + + + + + + TDATA + + + S14_AXIS_TDATA + + + + + TLAST + + + S14_AXIS_TLAST + + + + + TREADY + + + S14_AXIS_TREADY + + + + + TVALID + + + S14_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M15_AXIS + M15_AXIS + Master AXI4 Stream Interface 15 + + + + + + + TDATA + + + M15_AXIS_TDATA + + + + + TLAST + + + M15_AXIS_TLAST + + + + + TREADY + + + M15_AXIS_TREADY + + + + + TVALID + + + M15_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S15_AXIS + S15_AXIS + Slave AXI4 Stream Interface 15 + + + + + + + TDATA + + + S15_AXIS_TDATA + + + + + TLAST + + + S15_AXIS_TLAST + + + + + TREADY + + + S15_AXIS_TREADY + + + + + TVALID + + + S15_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M_AXI_DC + M_AXI_DC + Master AXI4 Data Cache Interface + + + + + + + + + ARADDR + + + M_AXI_DC_ARADDR + + + + + ARBURST + + + M_AXI_DC_ARBURST + + + + + ARCACHE + + + M_AXI_DC_ARCACHE + + + + + ARID + + + M_AXI_DC_ARID + + + + + ARLEN + + + M_AXI_DC_ARLEN + + + + + ARLOCK + + + M_AXI_DC_ARLOCK + + + + + ARPROT + + + M_AXI_DC_ARPROT + + + + + ARQOS + + + M_AXI_DC_ARQOS + + + + + ARREADY + + + M_AXI_DC_ARREADY + + + + + ARSIZE + + + M_AXI_DC_ARSIZE + + + + + ARUSER + + + M_AXI_DC_ARUSER + + + + + ARVALID + + + M_AXI_DC_ARVALID + + + + + AWADDR + + + M_AXI_DC_AWADDR + + + + + AWBURST + + + M_AXI_DC_AWBURST + + + + + AWCACHE + + + M_AXI_DC_AWCACHE + + + + + AWID + + + M_AXI_DC_AWID + + + + + AWLEN + + + M_AXI_DC_AWLEN + + + + + AWLOCK + + + M_AXI_DC_AWLOCK + + + + + AWPROT + + + M_AXI_DC_AWPROT + + + + + AWQOS + + + M_AXI_DC_AWQOS + + + + + AWREADY + + + M_AXI_DC_AWREADY + + + + + AWSIZE + + + M_AXI_DC_AWSIZE + + + + + AWUSER + + + M_AXI_DC_AWUSER + + + + + AWVALID + + + M_AXI_DC_AWVALID + + + + + BID + + + M_AXI_DC_BID + + + + + BREADY + + + M_AXI_DC_BREADY + + + + + BRESP + + + M_AXI_DC_BRESP + + + + + BUSER + + + M_AXI_DC_BUSER + + + + + BVALID + + + M_AXI_DC_BVALID + + + + + RDATA + + + M_AXI_DC_RDATA + + + + + RID + + + M_AXI_DC_RID + + + + + RLAST + + + M_AXI_DC_RLAST + + + + + RREADY + + + M_AXI_DC_RREADY + + + + + RRESP + + + M_AXI_DC_RRESP + + + + + RUSER + + + M_AXI_DC_RUSER + + + + + RVALID + + + M_AXI_DC_RVALID + + + + + WDATA + + + M_AXI_DC_WDATA + + + + + WLAST + + + M_AXI_DC_WLAST + + + + + WREADY + + + M_AXI_DC_WREADY + + + + + WSTRB + + + M_AXI_DC_WSTRB + + + + + WUSER + + + M_AXI_DC_WUSER + + + + + WVALID + + + M_AXI_DC_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 1 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4 + + + AWUSER_WIDTH + 0 + + + ARUSER_WIDTH + 0 + + + WUSER_WIDTH + 0 + + + WUSER_BITS_PER_BYTE + 0 + + + RUSER_WIDTH + 0 + + + RUSER_BITS_PER_BYTE + 0 + + + BUSER_WIDTH + 0 + + + NUM_READ_OUTSTANDING + 2 + + + NUM_WRITE_OUTSTANDING + 32 + + + NUM_READ_THREADS + 1 + + + NUM_WRITE_THREADS + 1 + + + DATA_WIDTH + 32 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + + false + + + + + + MON_AXI_DC + M_AXI_DC + Master AXI4 Data Cache Interface Monitor + + + + + + + ARADDR + + + M_AXI_DC_ARADDR + + + + + ARBURST + + + M_AXI_DC_ARBURST + + + + + ARCACHE + + + M_AXI_DC_ARCACHE + + + + + ARID + + + M_AXI_DC_ARID + + + + + ARLEN + + + M_AXI_DC_ARLEN + + + + + ARLOCK + + + M_AXI_DC_ARLOCK + + + + + ARPROT + + + M_AXI_DC_ARPROT + + + + + ARQOS + + + M_AXI_DC_ARQOS + + + + + ARREADY + + + M_AXI_DC_ARREADY + + + + + ARSIZE + + + M_AXI_DC_ARSIZE + + + + + ARUSER + + + M_AXI_DC_ARUSER + + + + + ARVALID + + + M_AXI_DC_ARVALID + + + + + AWADDR + + + M_AXI_DC_AWADDR + + + + + AWBURST + + + M_AXI_DC_AWBURST + + + + + AWCACHE + + + M_AXI_DC_AWCACHE + + + + + AWID + + + M_AXI_DC_AWID + + + + + AWLEN + + + M_AXI_DC_AWLEN + + + + + AWLOCK + + + M_AXI_DC_AWLOCK + + + + + AWPROT + + + M_AXI_DC_AWPROT + + + + + AWQOS + + + M_AXI_DC_AWQOS + + + + + AWREADY + + + M_AXI_DC_AWREADY + + + + + AWSIZE + + + M_AXI_DC_AWSIZE + + + + + AWUSER + + + M_AXI_DC_AWUSER + + + + + AWVALID + + + M_AXI_DC_AWVALID + + + + + BID + + + M_AXI_DC_BID + + + + + BREADY + + + M_AXI_DC_BREADY + + + + + BRESP + + + M_AXI_DC_BRESP + + + + + BUSER + + + M_AXI_DC_BUSER + + + + + BVALID + + + M_AXI_DC_BVALID + + + + + RDATA + + + M_AXI_DC_RDATA + + + + + RID + + + M_AXI_DC_RID + + + + + RLAST + + + M_AXI_DC_RLAST + + + + + RREADY + + + M_AXI_DC_RREADY + + + + + RRESP + + + M_AXI_DC_RRESP + + + + + RUSER + + + M_AXI_DC_RUSER + + + + + RVALID + + + M_AXI_DC_RVALID + + + + + WDATA + + + M_AXI_DC_WDATA + + + + + WLAST + + + M_AXI_DC_WLAST + + + + + WREADY + + + M_AXI_DC_WREADY + + + + + WSTRB + + + M_AXI_DC_WSTRB + + + + + WUSER + + + M_AXI_DC_WUSER + + + + + WVALID + + + M_AXI_DC_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 1 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4 + + + AWUSER_WIDTH + 0 + + + ARUSER_WIDTH + 0 + + + WUSER_WIDTH + 0 + + + WUSER_BITS_PER_BYTE + 0 + + + RUSER_WIDTH + 0 + + + RUSER_BITS_PER_BYTE + 0 + + + BUSER_WIDTH + 0 + + + NUM_READ_OUTSTANDING + 2 + + + NUM_WRITE_OUTSTANDING + 32 + + + NUM_READ_THREADS + 1 + + + NUM_WRITE_THREADS + 1 + + + DATA_WIDTH + 32 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + + false + + + + + + M_ACE_DC + M_ACE_DC + Master ACE Data Cache Interface + + + + + + + + + ACADDR + + + M_AXI_DC_ACADDR + + + + + ACPROT + + + M_AXI_DC_ACPROT + + + + + ACREADY + + + M_AXI_DC_ACREADY + + + + + ACSNOOP + + + M_AXI_DC_ACSNOOP + + + + + ACVALID + + + M_AXI_DC_ACVALID + + + + + ARADDR + + + M_AXI_DC_ARADDR + + + + + ARBAR + + + M_AXI_DC_ARBAR + + + + + ARBURST + + + M_AXI_DC_ARBURST + + + + + ARCACHE + + + M_AXI_DC_ARCACHE + + + + + ARDOMAIN + + + M_AXI_DC_ARDOMAIN + + + + + ARID + + + M_AXI_DC_ARID + + + + + ARLEN + + + M_AXI_DC_ARLEN + + + + + ARLOCK + + + M_AXI_DC_ARLOCK + + + + + ARPROT + + + M_AXI_DC_ARPROT + + + + + ARQOS + + + M_AXI_DC_ARQOS + + + + + ARREADY + + + M_AXI_DC_ARREADY + + + + + ARSIZE + + + M_AXI_DC_ARSIZE + + + + + ARSNOOP + + + M_AXI_DC_ARSNOOP + + + + + ARUSER + + + M_AXI_DC_ARUSER + + + + + ARVALID + + + M_AXI_DC_ARVALID + + + + + AWADDR + + + M_AXI_DC_AWADDR + + + + + AWBAR + + + M_AXI_DC_AWBAR + + + + + AWBURST + + + M_AXI_DC_AWBURST + + + + + AWCACHE + + + M_AXI_DC_AWCACHE + + + + + AWDOMAIN + + + M_AXI_DC_AWDOMAIN + + + + + AWID + + + M_AXI_DC_AWID + + + + + AWLEN + + + M_AXI_DC_AWLEN + + + + + AWLOCK + + + M_AXI_DC_AWLOCK + + + + + AWPROT + + + M_AXI_DC_AWPROT + + + + + AWQOS + + + M_AXI_DC_AWQOS + + + + + AWREADY + + + M_AXI_DC_AWREADY + + + + + AWSIZE + + + M_AXI_DC_AWSIZE + + + + + AWSNOOP + + + M_AXI_DC_AWSNOOP + + + + + AWUSER + + + M_AXI_DC_AWUSER + + + + + AWVALID + + + M_AXI_DC_AWVALID + + + + + BID + + + M_AXI_DC_BID + + + + + BREADY + + + M_AXI_DC_BREADY + + + + + BRESP + + + M_AXI_DC_BRESP + + + + + BUSER + + + M_AXI_DC_BUSER + + + + + BVALID + + + M_AXI_DC_BVALID + + + + + CDDATA + + + M_AXI_DC_CDDATA + + + + + CDLAST + + + M_AXI_DC_CDLAST + + + + + CDREADY + + + M_AXI_DC_CDREADY + + + + + CDVALID + + + M_AXI_DC_CDVALID + + + + + CRREADY + + + M_AXI_DC_CRREADY + + + + + CRRESP + + + M_AXI_DC_CRRESP + + + + + CRVALID + + + M_AXI_DC_CRVALID + + + + + RACK + + + M_AXI_DC_RACK + + + + + RDATA + + + M_AXI_DC_RDATA + + + + + RID + + + M_AXI_DC_RID + + + + + RLAST + + + M_AXI_DC_RLAST + + + + + RREADY + + + M_AXI_DC_RREADY + + + + + RRESP + + + M_AXI_DC_RRESP + + + + + RUSER + + + M_AXI_DC_RUSER + + + + + RVALID + + + M_AXI_DC_RVALID + + + + + WACK + + + M_AXI_DC_WACK + + + + + WDATA + + + M_AXI_DC_WDATA + + + + + WLAST + + + M_AXI_DC_WLAST + + + + + WREADY + + + M_AXI_DC_WREADY + + + + + WSTRB + + + M_AXI_DC_WSTRB + + + + + WUSER + + + M_AXI_DC_WUSER + + + + + WVALID + + + M_AXI_DC_WVALID + + + + + + ID_WIDTH + 1 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + ACE + + + NUM_READ_OUTSTANDING + 2 + + + NUM_WRITE_OUTSTANDING + 32 + + + DATA_WIDTH + 32 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + + + + false + + + + + + MON_ACE_DC + M_ACE_DC + Master ACE Data Cache Interface Monitor + + + + + + + ACADDR + + + M_AXI_DC_ACADDR + + + + + ACPROT + + + M_AXI_DC_ACPROT + + + + + ACREADY + + + M_AXI_DC_ACREADY + + + + + ACSNOOP + + + M_AXI_DC_ACSNOOP + + + + + ACVALID + + + M_AXI_DC_ACVALID + + + + + ARADDR + + + M_AXI_DC_ARADDR + + + + + ARBAR + + + M_AXI_DC_ARBAR + + + + + ARBURST + + + M_AXI_DC_ARBURST + + + + + ARCACHE + + + M_AXI_DC_ARCACHE + + + + + ARDOMAIN + + + M_AXI_DC_ARDOMAIN + + + + + ARID + + + M_AXI_DC_ARID + + + + + ARLEN + + + M_AXI_DC_ARLEN + + + + + ARLOCK + + + M_AXI_DC_ARLOCK + + + + + ARPROT + + + M_AXI_DC_ARPROT + + + + + ARQOS + + + M_AXI_DC_ARQOS + + + + + ARREADY + + + M_AXI_DC_ARREADY + + + + + ARSIZE + + + M_AXI_DC_ARSIZE + + + + + ARSNOOP + + + M_AXI_DC_ARSNOOP + + + + + ARUSER + + + M_AXI_DC_ARUSER + + + + + ARVALID + + + M_AXI_DC_ARVALID + + + + + AWADDR + + + M_AXI_DC_AWADDR + + + + + AWBAR + + + M_AXI_DC_AWBAR + + + + + AWBURST + + + M_AXI_DC_AWBURST + + + + + AWCACHE + + + M_AXI_DC_AWCACHE + + + + + AWDOMAIN + + + M_AXI_DC_AWDOMAIN + + + + + AWID + + + M_AXI_DC_AWID + + + + + AWLEN + + + M_AXI_DC_AWLEN + + + + + AWLOCK + + + M_AXI_DC_AWLOCK + + + + + AWPROT + + + M_AXI_DC_AWPROT + + + + + AWQOS + + + M_AXI_DC_AWQOS + + + + + AWREADY + + + M_AXI_DC_AWREADY + + + + + AWSIZE + + + M_AXI_DC_AWSIZE + + + + + AWSNOOP + + + M_AXI_DC_AWSNOOP + + + + + AWUSER + + + M_AXI_DC_AWUSER + + + + + AWVALID + + + M_AXI_DC_AWVALID + + + + + BID + + + M_AXI_DC_BID + + + + + BREADY + + + M_AXI_DC_BREADY + + + + + BRESP + + + M_AXI_DC_BRESP + + + + + BUSER + + + M_AXI_DC_BUSER + + + + + BVALID + + + M_AXI_DC_BVALID + + + + + CDDATA + + + M_AXI_DC_CDDATA + + + + + CDLAST + + + M_AXI_DC_CDLAST + + + + + CDREADY + + + M_AXI_DC_CDREADY + + + + + CDVALID + + + M_AXI_DC_CDVALID + + + + + CRREADY + + + M_AXI_DC_CRREADY + + + + + CRRESP + + + M_AXI_DC_CRRESP + + + + + CRVALID + + + M_AXI_DC_CRVALID + + + + + RACK + + + M_AXI_DC_RACK + + + + + RDATA + + + M_AXI_DC_RDATA + + + + + RID + + + M_AXI_DC_RID + + + + + RLAST + + + M_AXI_DC_RLAST + + + + + RREADY + + + M_AXI_DC_RREADY + + + + + RRESP + + + M_AXI_DC_RRESP + + + + + RUSER + + + M_AXI_DC_RUSER + + + + + RVALID + + + M_AXI_DC_RVALID + + + + + WACK + + + M_AXI_DC_WACK + + + + + WDATA + + + M_AXI_DC_WDATA + + + + + WLAST + + + M_AXI_DC_WLAST + + + + + WREADY + + + M_AXI_DC_WREADY + + + + + WSTRB + + + M_AXI_DC_WSTRB + + + + + WUSER + + + M_AXI_DC_WUSER + + + + + WVALID + + + M_AXI_DC_WVALID + + + + + + ID_WIDTH + 1 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + ACE + + + NUM_READ_OUTSTANDING + 2 + + + NUM_WRITE_OUTSTANDING + 32 + + + DATA_WIDTH + 32 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + + + + false + + + + + + M_AXI_IC + M_AXI_IC + Master AXI4 Instruction Cache Interface + + + + + + + + + ARADDR + + + M_AXI_IC_ARADDR + + + + + ARBURST + + + M_AXI_IC_ARBURST + + + + + ARCACHE + + + M_AXI_IC_ARCACHE + + + + + ARID + + + M_AXI_IC_ARID + + + + + ARLEN + + + M_AXI_IC_ARLEN + + + + + ARLOCK + + + M_AXI_IC_ARLOCK + + + + + ARPROT + + + M_AXI_IC_ARPROT + + + + + ARQOS + + + M_AXI_IC_ARQOS + + + + + ARREADY + + + M_AXI_IC_ARREADY + + + + + ARSIZE + + + M_AXI_IC_ARSIZE + + + + + ARUSER + + + M_AXI_IC_ARUSER + + + + + ARVALID + + + M_AXI_IC_ARVALID + + + + + AWADDR + + + M_AXI_IC_AWADDR + + + + + AWBURST + + + M_AXI_IC_AWBURST + + + + + AWCACHE + + + M_AXI_IC_AWCACHE + + + + + AWID + + + M_AXI_IC_AWID + + + + + AWLEN + + + M_AXI_IC_AWLEN + + + + + AWLOCK + + + M_AXI_IC_AWLOCK + + + + + AWPROT + + + M_AXI_IC_AWPROT + + + + + AWQOS + + + M_AXI_IC_AWQOS + + + + + AWREADY + + + M_AXI_IC_AWREADY + + + + + AWSIZE + + + M_AXI_IC_AWSIZE + + + + + AWUSER + + + M_AXI_IC_AWUSER + + + + + AWVALID + + + M_AXI_IC_AWVALID + + + + + BID + + + M_AXI_IC_BID + + + + + BREADY + + + M_AXI_IC_BREADY + + + + + BRESP + + + M_AXI_IC_BRESP + + + + + BUSER + + + M_AXI_IC_BUSER + + + + + BVALID + + + M_AXI_IC_BVALID + + + + + RDATA + + + M_AXI_IC_RDATA + + + + + RID + + + M_AXI_IC_RID + + + + + RLAST + + + M_AXI_IC_RLAST + + + + + RREADY + + + M_AXI_IC_RREADY + + + + + RRESP + + + M_AXI_IC_RRESP + + + + + RUSER + + + M_AXI_IC_RUSER + + + + + RVALID + + + M_AXI_IC_RVALID + + + + + WDATA + + + M_AXI_IC_WDATA + + + + + WLAST + + + M_AXI_IC_WLAST + + + + + WREADY + + + M_AXI_IC_WREADY + + + + + WSTRB + + + M_AXI_IC_WSTRB + + + + + WUSER + + + M_AXI_IC_WUSER + + + + + WVALID + + + M_AXI_IC_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 1 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4 + + + AWUSER_WIDTH + 0 + + + ARUSER_WIDTH + 0 + + + WUSER_WIDTH + 0 + + + WUSER_BITS_PER_BYTE + 0 + + + RUSER_WIDTH + 0 + + + RUSER_BITS_PER_BYTE + 0 + + + BUSER_WIDTH + 0 + + + DATA_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 2 + + + NUM_READ_THREADS + 1 + + + MAX_BURST_LENGTH + 4 + + + HAS_WSTRB + 0 + + + HAS_BRESP + 0 + + + FREQ_HZ + 100000000 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + + + + false + + + + + + MON_AXI_IC + M_AXI_IC + Master AXI4 Instruction Cache Interface Monitor + + + + + + + ARADDR + + + M_AXI_IC_ARADDR + + + + + ARBURST + + + M_AXI_IC_ARBURST + + + + + ARCACHE + + + M_AXI_IC_ARCACHE + + + + + ARID + + + M_AXI_IC_ARID + + + + + ARLEN + + + M_AXI_IC_ARLEN + + + + + ARLOCK + + + M_AXI_IC_ARLOCK + + + + + ARPROT + + + M_AXI_IC_ARPROT + + + + + ARQOS + + + M_AXI_IC_ARQOS + + + + + ARREADY + + + M_AXI_IC_ARREADY + + + + + ARSIZE + + + M_AXI_IC_ARSIZE + + + + + ARUSER + + + M_AXI_IC_ARUSER + + + + + ARVALID + + + M_AXI_IC_ARVALID + + + + + AWADDR + + + M_AXI_IC_AWADDR + + + + + AWBURST + + + M_AXI_IC_AWBURST + + + + + AWCACHE + + + M_AXI_IC_AWCACHE + + + + + AWID + + + M_AXI_IC_AWID + + + + + AWLEN + + + M_AXI_IC_AWLEN + + + + + AWLOCK + + + M_AXI_IC_AWLOCK + + + + + AWPROT + + + M_AXI_IC_AWPROT + + + + + AWQOS + + + M_AXI_IC_AWQOS + + + + + AWREADY + + + M_AXI_IC_AWREADY + + + + + AWSIZE + + + M_AXI_IC_AWSIZE + + + + + AWUSER + + + M_AXI_IC_AWUSER + + + + + AWVALID + + + M_AXI_IC_AWVALID + + + + + BID + + + M_AXI_IC_BID + + + + + BREADY + + + M_AXI_IC_BREADY + + + + + BRESP + + + M_AXI_IC_BRESP + + + + + BUSER + + + M_AXI_IC_BUSER + + + + + BVALID + + + M_AXI_IC_BVALID + + + + + RDATA + + + M_AXI_IC_RDATA + + + + + RID + + + M_AXI_IC_RID + + + + + RLAST + + + M_AXI_IC_RLAST + + + + + RREADY + + + M_AXI_IC_RREADY + + + + + RRESP + + + M_AXI_IC_RRESP + + + + + RUSER + + + M_AXI_IC_RUSER + + + + + RVALID + + + M_AXI_IC_RVALID + + + + + WDATA + + + M_AXI_IC_WDATA + + + + + WLAST + + + M_AXI_IC_WLAST + + + + + WREADY + + + M_AXI_IC_WREADY + + + + + WSTRB + + + M_AXI_IC_WSTRB + + + + + WUSER + + + M_AXI_IC_WUSER + + + + + WVALID + + + M_AXI_IC_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 1 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4 + + + AWUSER_WIDTH + 0 + + + ARUSER_WIDTH + 0 + + + WUSER_WIDTH + 0 + + + WUSER_BITS_PER_BYTE + 0 + + + RUSER_WIDTH + 0 + + + RUSER_BITS_PER_BYTE + 0 + + + BUSER_WIDTH + 0 + + + DATA_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 2 + + + NUM_READ_THREADS + 1 + + + MAX_BURST_LENGTH + 4 + + + HAS_WSTRB + 0 + + + HAS_BRESP + 0 + + + FREQ_HZ + 100000000 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + + + + false + + + + + + M_ACE_IC + M_ACE_IC + Master ACE Instruction Cache Interface + + + + + + + + + ACADDR + + + M_AXI_IC_ACADDR + + + + + ACPROT + + + M_AXI_IC_ACPROT + + + + + ACREADY + + + M_AXI_IC_ACREADY + + + + + ACSNOOP + + + M_AXI_IC_ACSNOOP + + + + + ACVALID + + + M_AXI_IC_ACVALID + + + + + ARADDR + + + M_AXI_IC_ARADDR + + + + + ARBAR + + + M_AXI_IC_ARBAR + + + + + ARBURST + + + M_AXI_IC_ARBURST + + + + + ARCACHE + + + M_AXI_IC_ARCACHE + + + + + ARDOMAIN + + + M_AXI_IC_ARDOMAIN + + + + + ARID + + + M_AXI_IC_ARID + + + + + ARLEN + + + M_AXI_IC_ARLEN + + + + + ARLOCK + + + M_AXI_IC_ARLOCK + + + + + ARPROT + + + M_AXI_IC_ARPROT + + + + + ARQOS + + + M_AXI_IC_ARQOS + + + + + ARREADY + + + M_AXI_IC_ARREADY + + + + + ARSIZE + + + M_AXI_IC_ARSIZE + + + + + ARSNOOP + + + M_AXI_IC_ARSNOOP + + + + + ARUSER + + + M_AXI_IC_ARUSER + + + + + ARVALID + + + M_AXI_IC_ARVALID + + + + + AWADDR + + + M_AXI_IC_AWADDR + + + + + AWBAR + + + M_AXI_IC_AWBAR + + + + + AWBURST + + + M_AXI_IC_AWBURST + + + + + AWCACHE + + + M_AXI_IC_AWCACHE + + + + + AWDOMAIN + + + M_AXI_IC_AWDOMAIN + + + + + AWID + + + M_AXI_IC_AWID + + + + + AWLEN + + + M_AXI_IC_AWLEN + + + + + AWLOCK + + + M_AXI_IC_AWLOCK + + + + + AWPROT + + + M_AXI_IC_AWPROT + + + + + AWQOS + + + M_AXI_IC_AWQOS + + + + + AWREADY + + + M_AXI_IC_AWREADY + + + + + AWSIZE + + + M_AXI_IC_AWSIZE + + + + + AWSNOOP + + + M_AXI_IC_AWSNOOP + + + + + AWUSER + + + M_AXI_IC_AWUSER + + + + + AWVALID + + + M_AXI_IC_AWVALID + + + + + BID + + + M_AXI_IC_BID + + + + + BREADY + + + M_AXI_IC_BREADY + + + + + BRESP + + + M_AXI_IC_BRESP + + + + + BUSER + + + M_AXI_IC_BUSER + + + + + BVALID + + + M_AXI_IC_BVALID + + + + + CDDATA + + + M_AXI_IC_CDDATA + + + + + CDLAST + + + M_AXI_IC_CDLAST + + + + + CDREADY + + + M_AXI_IC_CDREADY + + + + + CDVALID + + + M_AXI_IC_CDVALID + + + + + CRREADY + + + M_AXI_IC_CRREADY + + + + + CRRESP + + + M_AXI_IC_CRRESP + + + + + CRVALID + + + M_AXI_IC_CRVALID + + + + + RACK + + + M_AXI_IC_RACK + + + + + RDATA + + + M_AXI_IC_RDATA + + + + + RID + + + M_AXI_IC_RID + + + + + RLAST + + + M_AXI_IC_RLAST + + + + + RREADY + + + M_AXI_IC_RREADY + + + + + RRESP + + + M_AXI_IC_RRESP + + + + + RUSER + + + M_AXI_IC_RUSER + + + + + RVALID + + + M_AXI_IC_RVALID + + + + + WACK + + + M_AXI_IC_WACK + + + + + WDATA + + + M_AXI_IC_WDATA + + + + + WLAST + + + M_AXI_IC_WLAST + + + + + WREADY + + + M_AXI_IC_WREADY + + + + + WSTRB + + + M_AXI_IC_WSTRB + + + + + WUSER + + + M_AXI_IC_WUSER + + + + + WVALID + + + M_AXI_IC_WVALID + + + + + + ID_WIDTH + 1 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + ACE + + + DATA_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 2 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + + + + false + + + + + + MON_ACE_IC + M_ACE_IC + Master ACE Instruction Cache Interface Monitor + + + + + + + ACADDR + + + M_AXI_IC_ACADDR + + + + + ACPROT + + + M_AXI_IC_ACPROT + + + + + ACREADY + + + M_AXI_IC_ACREADY + + + + + ACSNOOP + + + M_AXI_IC_ACSNOOP + + + + + ACVALID + + + M_AXI_IC_ACVALID + + + + + ARADDR + + + M_AXI_IC_ARADDR + + + + + ARBAR + + + M_AXI_IC_ARBAR + + + + + ARBURST + + + M_AXI_IC_ARBURST + + + + + ARCACHE + + + M_AXI_IC_ARCACHE + + + + + ARDOMAIN + + + M_AXI_IC_ARDOMAIN + + + + + ARID + + + M_AXI_IC_ARID + + + + + ARLEN + + + M_AXI_IC_ARLEN + + + + + ARLOCK + + + M_AXI_IC_ARLOCK + + + + + ARPROT + + + M_AXI_IC_ARPROT + + + + + ARQOS + + + M_AXI_IC_ARQOS + + + + + ARREADY + + + M_AXI_IC_ARREADY + + + + + ARSIZE + + + M_AXI_IC_ARSIZE + + + + + ARSNOOP + + + M_AXI_IC_ARSNOOP + + + + + ARUSER + + + M_AXI_IC_ARUSER + + + + + ARVALID + + + M_AXI_IC_ARVALID + + + + + AWADDR + + + M_AXI_IC_AWADDR + + + + + AWBAR + + + M_AXI_IC_AWBAR + + + + + AWBURST + + + M_AXI_IC_AWBURST + + + + + AWCACHE + + + M_AXI_IC_AWCACHE + + + + + AWDOMAIN + + + M_AXI_IC_AWDOMAIN + + + + + AWID + + + M_AXI_IC_AWID + + + + + AWLEN + + + M_AXI_IC_AWLEN + + + + + AWLOCK + + + M_AXI_IC_AWLOCK + + + + + AWPROT + + + M_AXI_IC_AWPROT + + + + + AWQOS + + + M_AXI_IC_AWQOS + + + + + AWREADY + + + M_AXI_IC_AWREADY + + + + + AWSIZE + + + M_AXI_IC_AWSIZE + + + + + AWSNOOP + + + M_AXI_IC_AWSNOOP + + + + + AWUSER + + + M_AXI_IC_AWUSER + + + + + AWVALID + + + M_AXI_IC_AWVALID + + + + + BID + + + M_AXI_IC_BID + + + + + BREADY + + + M_AXI_IC_BREADY + + + + + BRESP + + + M_AXI_IC_BRESP + + + + + BUSER + + + M_AXI_IC_BUSER + + + + + BVALID + + + M_AXI_IC_BVALID + + + + + CDDATA + + + M_AXI_IC_CDDATA + + + + + CDLAST + + + M_AXI_IC_CDLAST + + + + + CDREADY + + + M_AXI_IC_CDREADY + + + + + CDVALID + + + M_AXI_IC_CDVALID + + + + + CRREADY + + + M_AXI_IC_CRREADY + + + + + CRRESP + + + M_AXI_IC_CRRESP + + + + + CRVALID + + + M_AXI_IC_CRVALID + + + + + RACK + + + M_AXI_IC_RACK + + + + + RDATA + + + M_AXI_IC_RDATA + + + + + RID + + + M_AXI_IC_RID + + + + + RLAST + + + M_AXI_IC_RLAST + + + + + RREADY + + + M_AXI_IC_RREADY + + + + + RRESP + + + M_AXI_IC_RRESP + + + + + RUSER + + + M_AXI_IC_RUSER + + + + + RVALID + + + M_AXI_IC_RVALID + + + + + WACK + + + M_AXI_IC_WACK + + + + + WDATA + + + M_AXI_IC_WDATA + + + + + WLAST + + + M_AXI_IC_WLAST + + + + + WREADY + + + M_AXI_IC_WREADY + + + + + WSTRB + + + M_AXI_IC_WSTRB + + + + + WUSER + + + M_AXI_IC_WUSER + + + + + WVALID + + + M_AXI_IC_WVALID + + + + + + ID_WIDTH + 1 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + ACE + + + DATA_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 2 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + + + + false + + + + + + DEBUG + DEBUG + MicroBlaze Debug Interface + + + + + + + ARADDR + + + Dbg_ARADDR + + + + + ARREADY + + + Dbg_ARREADY + + + + + ARVALID + + + Dbg_ARVALID + + + + + AWADDR + + + Dbg_AWADDR + + + + + AWREADY + + + Dbg_AWREADY + + + + + AWVALID + + + Dbg_AWVALID + + + + + BREADY + + + Dbg_BREADY + + + + + BRESP + + + Dbg_BRESP + + + + + BVALID + + + Dbg_BVALID + + + + + CAPTURE + + + Dbg_Capture + + + + + CLK + + + Dbg_Clk + + + + + DISABLE + + + Dbg_Disable + + + + + RDATA + + + Dbg_RDATA + + + + + REG_EN + + + Dbg_Reg_En + + + + + RREADY + + + Dbg_RREADY + + + + + RRESP + + + Dbg_RRESP + + + + + RST + + + Debug_Rst + + + + + RVALID + + + Dbg_RVALID + + + + + SHIFT + + + Dbg_Shift + + + + + TDI + + + Dbg_TDI + + + + + TDO + + + Dbg_TDO + + + + + TRCLK + + + Dbg_Trace_Clk + + + + + TRDATA + + + Dbg_Trace_Data + + + + + TRIG_ACK_IN + + + Dbg_Trig_Ack_In + + + + + TRIG_ACK_OUT + + + Dbg_Trig_Ack_Out + + + + + TRIG_IN + + + Dbg_Trig_In + + + + + TRIG_OUT + + + Dbg_Trig_Out + + + + + TRREADY + + + Dbg_Trace_Ready + + + + + TRVALID + + + Dbg_Trace_Valid + + + + + UPDATE + + + Dbg_Update + + + + + WDATA + + + Dbg_WDATA + + + + + WREADY + + + Dbg_WREADY + + + + + WVALID + + + Dbg_WVALID + + + + + + + false + + + + + + S_AXI_DEBUG + DEBUG + AXI4-Lite Debug + + + + + + + + + ARADDR + + + Dbg_ARADDR + + + + + ARREADY + + + Dbg_ARREADY + + + + + ARVALID + + + Dbg_ARVALID + + + + + AWADDR + + + Dbg_AWADDR + + + + + AWREADY + + + Dbg_AWREADY + + + + + AWVALID + + + Dbg_AWVALID + + + + + BREADY + + + Dbg_BREADY + + + + + BRESP + + + Dbg_BRESP + + + + + BVALID + + + Dbg_BVALID + + + + + RDATA + + + Dbg_RDATA + + + + + RREADY + + + Dbg_RREADY + + + + + RRESP + + + Dbg_RRESP + + + + + RVALID + + + Dbg_RVALID + + + + + WDATA + + + Dbg_WDATA + + + + + WREADY + + + Dbg_WREADY + + + + + WVALID + + + Dbg_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + CLK.DEBUG_ACLK + DEBUG_ACLK + Parallel Debug Clock Input + + + + + + + CLK + + + DEBUG_ACLK + + + + + + ASSOCIATED_BUSIF + DEBUG:S_AXI_DEBUG + + + ASSOCIATED_RESET + DEBUG_ARESETN + + + FREQ_HZ + DEBUG_ACLK frequency + DEBUG_ACLK frequency + 30000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + + false + + + + + + RST.DEBUG_ARESETN + DEBUG_ARESETN + Parallel Debug Reset Input + + + + + + + RST + + + DEBUG_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + + + + false + + + + + + DBG_INTR + Dbg_Intr + Debug Interrupt Output + + + + + + + INTERRUPT + + + Dbg_Intr + + + + + + SENSITIVITY + LEVEL_HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + TRACE + TRACE + MicroBlaze Trace Interface + + + + + + + DATA_ACCESS + + + Trace_Data_Access + + + + + DATA_ADDRESS + + + Trace_Data_Address + + + + + DATA_BYTE_ENABLE + + + Trace_Data_Byte_Enable + + + + + DATA_READ + + + Trace_Data_Read + + + + + DATA_WRITE + + + Trace_Data_Write + + + + + DATA_WRITE_VALUE + + + Trace_Data_Write_Value + + + + + DCACHE_HIT + + + Trace_DCache_Hit + + + + + DCACHE_RDY + + + Trace_DCache_Rdy + + + + + DCACHE_READ + + + Trace_DCache_Read + + + + + DCACHE_REQ + + + Trace_DCache_Req + + + + + DELAY_SLOT + + + Trace_Delay_Slot + + + + + EX_PIPERUN + + + Trace_EX_PipeRun + + + + + EXCEPTION_KIND + + + Trace_Exception_Kind + + + + + EXCEPTION_TAKEN + + + Trace_Exception_Taken + + + + + ICACHE_HIT + + + Trace_ICache_Hit + + + + + ICACHE_RDY + + + Trace_ICache_Rdy + + + + + ICACHE_REQ + + + Trace_ICache_Req + + + + + INSTRUCTION + + + Trace_Instruction + + + + + JUMP_HIT + + + Trace_Jump_Hit + + + + + JUMP_TAKEN + + + Trace_Jump_Taken + + + + + MB_HALTED + + + Trace_MB_Halted + + + + + MEM_PIPERUN + + + Trace_MEM_PipeRun + + + + + MSR_REG + + + Trace_MSR_Reg + + + + + NEW_REG_VALUE + + + Trace_New_Reg_Value + + + + + OF_PIPERUN + + + Trace_OF_PipeRun + + + + + PC + + + Trace_PC + + + + + PID_REG + + + Trace_PID_Reg + + + + + REG_ADDR + + + Trace_Reg_Addr + + + + + REG_WRITE + + + Trace_Reg_Write + + + + + VALID_INSTR + + + Trace_Valid_Instr + + + + + + + true + + + + + + + + Data + 4294967296 + 32 + + + Instruction + 4294967296 + 32 + + + + + S_AXI_DEBUG + AXI debug memory map + + Reg + Reg + Debug Register Block + 0 + 4096 + 32 + register + read-write + + + + + + + Clk + + in + + + std_logic + dummy_view + + + + + + Reset + + in + + + std_logic + dummy_view + + + + + + Mb_Reset + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Config_Reset + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Scan_Reset + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Scan_Reset_Sel + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Scan_En + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + RAM_To + + in + + 255 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + RAM_From + + out + + 255 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Interrupt + + in + + + std_logic + dummy_view + + + + 0 + + + + + Interrupt_Address + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Interrupt_Ack + + out + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Ext_BRK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Ext_NM_BRK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Stop + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Intr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + MB_Halted + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + MB_Error + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Wakeup + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sleep + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Hibernate + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Suspend + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_Wakeup + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_Continue + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Reset_Mode + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Pause + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Pause_Ack + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Non_Secure + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0x0 + + + + + + false + + + + + + LOCKSTEP_Slave_In + + in + + 0 + 4095 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LOCKSTEP_Master_Out + + out + + 0 + 4095 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + LOCKSTEP_Out + + out + + 0 + 4095 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Instr_Addr + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Instr + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + IFetch + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + I_AS + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + IReady + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + IWAIT + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ICE + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + IUE + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + M_AXI_IP_AWID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_WDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_WSTRB + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_WLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_WVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_WREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_BID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_BRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_BVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_BREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Data_Addr + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Data_Read + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + Data_Write + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + D_AS + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Read_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Write_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + DReady + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + DWait + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + DCE + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + DUE + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + Byte_Enable + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + M_AXI_DP_AWID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_WDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_WSTRB + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_WLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_WVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_WREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_BID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_BRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_BVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_BREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_Clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_TDI + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_TDO + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_Reg_En + + in + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Shift + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Capture + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Update + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trig_In + + out + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_Trig_Ack_In + + in + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trig_Out + + in + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trig_Ack_Out + + out + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_Trace_Clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trace_Data + + out + + 0 + 35 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_Trace_Ready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trace_Valid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Debug_Rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Disable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_AWADDR + + in + + 14 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_ARADDR + + in + + 14 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + DEBUG_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + DEBUG_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Trace_Instruction + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Valid_Instr + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_PC + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Reg_Write + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Reg_Addr + + out + + 0 + 4 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_MSR_Reg + + out + + 0 + 14 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_PID_Reg + + out + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_New_Reg_Value + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Exception_Taken + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Exception_Kind + + out + + 0 + 4 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Jump_Taken + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Delay_Slot + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Data_Address + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Data_Write_Value + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Data_Byte_Enable + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Data_Access + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Data_Read + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Data_Write + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_DCache_Req + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_DCache_Hit + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_DCache_Rdy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_DCache_Read + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_ICache_Req + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_ICache_Hit + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_ICache_Rdy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_OF_PipeRun + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_EX_PipeRun + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_MEM_PipeRun + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_MB_Halted + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Jump_Hit + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + M0_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M0_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M0_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M0_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M1_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M1_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M1_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M1_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M2_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M2_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M2_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M2_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M3_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M3_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M3_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M3_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M4_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M4_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M4_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M4_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M5_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M5_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M5_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M5_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M6_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M6_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M6_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M6_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M7_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M7_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M7_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M7_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M8_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M8_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M8_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M8_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M9_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M9_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M9_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M9_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M10_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M10_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M10_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M10_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M11_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M11_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M11_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M11_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M12_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M12_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M12_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M12_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M13_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M13_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M13_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M13_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M14_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M14_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M14_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M14_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M15_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M15_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M15_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M15_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S0_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S0_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S0_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S0_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S1_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S1_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S1_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S1_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S2_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S2_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S2_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S2_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S3_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S3_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S3_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S3_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S4_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S4_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S4_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S4_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S5_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S5_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S5_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S5_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S6_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S6_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S6_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S6_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S7_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S7_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S7_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S7_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S8_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S8_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S8_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S8_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S9_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S9_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S9_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S9_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S10_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S10_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S10_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S10_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S11_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S11_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S11_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S11_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S12_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S12_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S12_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S12_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S13_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S13_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S13_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S13_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S14_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S14_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S14_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S14_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S15_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S15_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S15_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S15_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_AWUSER + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWDOMAIN + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWSNOOP + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWBAR + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WSTRB + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_WUSER + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_BID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_BRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_BVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_BREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_BUSER + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_WACK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ARUSER + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARDOMAIN + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARSNOOP + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARBAR + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_RID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_RUSER + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RACK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ACVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ACADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ACSNOOP + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ACPROT + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ACREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CRVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CRRESP + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CRREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_CDVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CDDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CDLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CDREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_AWID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_AWUSER + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWDOMAIN + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWSNOOP + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWBAR + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WSTRB + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_WUSER + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_BRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_BID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_BVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_BREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_BUSER + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_WACK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ARUSER + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARDOMAIN + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARSNOOP + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARBAR + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_RID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_RUSER + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RACK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ACVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ACADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ACSNOOP + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ACPROT + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ACREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CRVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CRRESP + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CRREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_CDVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CDDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CDLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CDREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + + + C_SCO + 0 + + + C_FREQ + 100000000 + + + C_USE_CONFIG_RESET + 0 + + + C_NUM_SYNC_FF_CLK + Synchronizing FFs to Clk region + 2 + + + C_NUM_SYNC_FF_CLK_IRQ + Synchronizing FFs to Clk region for interrupt input + 1 + + + C_NUM_SYNC_FF_CLK_DEBUG + Synchronizing FFs to Clk region in debug module + 2 + + + C_NUM_SYNC_FF_DBG_CLK + Synchronizing FFs to Dbg_Clk region + 1 + + + C_NUM_SYNC_FF_DBG_TRACE_CLK + Synchronizing FFs to Dbg_Trace_Clk region + 2 + + + C_FAULT_TOLERANT + Enable Fault Tolerance Support + 0 + + + C_ECC_USE_CE_EXCEPTION + Correctable Error Exception + 0 + + + C_LOCKSTEP_SLAVE + Lockstep Slave + 0 + + + C_LOCKSTEP_MASTER + Lockstep Master + 0 + + + C_ENDIANNESS + 1 + + + C_FAMILY + virtexuplus + + + C_DATA_SIZE + 32 + + + C_INSTR_SIZE + 32 + + + C_IADDR_SIZE + 32 + + + C_PIADDR_SIZE + 32 + + + C_DADDR_SIZE + 32 + + + C_INSTANCE + bd_9f2c_microblaze_I_0 + + + C_AVOID_PRIMITIVES + 0 + + + C_AREA_OPTIMIZED + Select implementation optimization + 0 + + + C_OPTIMIZATION + 0 + + + C_INTERCONNECT + Select Bus Interface + 2 + + + C_BASE_VECTORS + Vector Base Address + 0x0000000000000000 + + + C_M_AXI_DP_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DP_DATA_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DP_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DP_EXCLUSIVE_ACCESS + 0 + + + + true + + + + + + C_M_AXI_D_BUS_EXCEPTION + Enable Data-side AXI Exception + 0 + + + + true + + + + + + C_M_AXI_IP_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IP_DATA_WIDTH + 32 + + + + true + + + + + + C_M_AXI_IP_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_I_BUS_EXCEPTION + Enable Instruction-side AXI Exception + 0 + + + + true + + + + + + C_D_LMB + Enable Local Memory Bus Data Interface + 1 + + + C_D_AXI + Enable Peripheral AXI Data Interface + 0 + + + C_I_LMB + Enable Local Memory Bus Instruction Interface + 1 + + + C_I_AXI + Enable Peripheral AXI Instruction Interface + 0 + + + C_USE_MSR_INSTR + Enable Additional Machine Status Register Instructions + 0 + + + C_USE_PCMP_INSTR + Enable Pattern Comparator + 1 + + + C_USE_BARREL + Enable Barrel Shifter + 1 + + + C_USE_DIV + Enable Integer Divider + 1 + + + C_USE_HW_MUL + Enable Integer Multiplier + 1 + + + C_USE_FPU + Enable Floating Point Unit + 0 + + + C_USE_REORDER_INSTR + Enable Reversed Load/Store and Swap Instructions + 0 + + + C_UNALIGNED_EXCEPTIONS + Enable Unaligned Data Exception + 0 + + + C_ILL_OPCODE_EXCEPTION + Enable Illegal Instruction Exception + 0 + + + C_DIV_ZERO_EXCEPTION + Enable Integer Divide Exception + 0 + + + + true + + + + + + C_FPU_EXCEPTION + Enable Floating Point Unit Exceptions + 0 + + + + false + + + + + + C_FSL_LINKS + Number of Stream Links + 0 + + + C_USE_EXTENDED_FSL_INSTR + Enable Additional Stream Instructions + 0 + + + C_FSL_EXCEPTION + Enable Stream Exception + 0 + + + + false + + + + + + C_USE_STACK_PROTECTION + Enable stack protection + 0 + + + + true + + + + + + C_IMPRECISE_EXCEPTIONS + Allow Imprecise Exceptions + 0 + + + C_USE_INTERRUPT + 0 + + + C_USE_EXT_BRK + 0 + + + C_USE_EXT_NM_BRK + 0 + + + C_USE_NON_SECURE + 0 + + + C_USE_MMU + Memory Management + 0 + + + + true + + + + + + C_MMU_DTLB_SIZE + Data Shadow Translation Look-Aside Buffer Size + 4 + + + + false + + + + + + C_MMU_ITLB_SIZE + Instruction Shadow Translation Look-Aside Buffer Size + 2 + + + + false + + + + + + C_MMU_TLB_ACCESS + Enable Access to Memory Management Special Registers + 3 + + + + false + + + + + + C_MMU_ZONES + Number of Memory Protection Zones + 16 + + + + false + + + + + + C_MMU_PRIVILEGED_INSTR + Privileged Instructions + 0 + + + + false + + + + + + C_USE_BRANCH_TARGET_CACHE + Enable Branch Target Cache + 0 + + + + true + + + + + + C_BRANCH_TARGET_CACHE_SIZE + Branch Target Cache Size + 0 + + + + true + + + + + + C_PC_WIDTH + 17 + + + C_PVR + Specifies Processor Version Register + 0 + + + C_PVR_USER1 + Specify USER1 Bits in Processor Version Register + 0x00 + + + C_PVR_USER2 + Specify USER2 Bits in Processor Version Register + 0x00000000 + + + C_DYNAMIC_BUS_SIZING + 0 + + + C_RESET_MSR + Specify Reset Value for Select MSR Bits + 0x00000000 + + + C_OPCODE_0x0_ILLEGAL + Generate Illegal Instruction Exception for NULL Instruction + 0 + + + C_DEBUG_ENABLED + MicroBlaze Debug Module Interface + 0 + + + C_DEBUG_INTERFACE + MicroBlaze Debug Connection + 0 + + + C_NUMBER_OF_PC_BRK + Number of PC Breakpoints + 1 + + + C_NUMBER_OF_RD_ADDR_BRK + Number of Read Address Watchpoints + 0 + + + C_NUMBER_OF_WR_ADDR_BRK + Number of Write Address Watchpoints + 0 + + + C_DEBUG_EVENT_COUNTERS + Number of Performance Monitor Event Counters + 5 + + + C_DEBUG_LATENCY_COUNTERS + Number of Performance Monitor Latency Counters + 1 + + + C_DEBUG_COUNTER_WIDTH + Performance Monitor Counter Width + 32 + + + C_DEBUG_TRACE_SIZE + Trace Buffer Size + 8192 + + + C_DEBUG_EXTERNAL_TRACE + External Trace + 0 + + + C_DEBUG_TRACE_ASYNC_RESET + Use Asynchrnous Reset for External Trace + 0 + + + C_DEBUG_PROFILE_SIZE + Profile Buffer Size + 0 + + + C_INTERRUPT_IS_EDGE + Sense Interrupt on Edge vs. Level + 0 + + + C_EDGE_IS_POSITIVE + Sense Interrupt on Rising vs. Falling Edge + 1 + + + C_ASYNC_INTERRUPT + 1 + + + C_ASYNC_WAKEUP + 3 + + + C_M0_AXIS_DATA_WIDTH + 32 + + + C_S0_AXIS_DATA_WIDTH + 32 + + + C_M1_AXIS_DATA_WIDTH + 32 + + + C_S1_AXIS_DATA_WIDTH + 32 + + + C_M2_AXIS_DATA_WIDTH + 32 + + + C_S2_AXIS_DATA_WIDTH + 32 + + + C_M3_AXIS_DATA_WIDTH + 32 + + + C_S3_AXIS_DATA_WIDTH + 32 + + + C_M4_AXIS_DATA_WIDTH + 32 + + + C_S4_AXIS_DATA_WIDTH + 32 + + + C_M5_AXIS_DATA_WIDTH + 32 + + + C_S5_AXIS_DATA_WIDTH + 32 + + + C_M6_AXIS_DATA_WIDTH + 32 + + + C_S6_AXIS_DATA_WIDTH + 32 + + + C_M7_AXIS_DATA_WIDTH + 32 + + + C_S7_AXIS_DATA_WIDTH + 32 + + + C_M8_AXIS_DATA_WIDTH + 32 + + + C_S8_AXIS_DATA_WIDTH + 32 + + + C_M9_AXIS_DATA_WIDTH + 32 + + + C_S9_AXIS_DATA_WIDTH + 32 + + + C_M10_AXIS_DATA_WIDTH + 32 + + + C_S10_AXIS_DATA_WIDTH + 32 + + + C_M11_AXIS_DATA_WIDTH + 32 + + + C_S11_AXIS_DATA_WIDTH + 32 + + + C_M12_AXIS_DATA_WIDTH + 32 + + + C_S12_AXIS_DATA_WIDTH + 32 + + + C_M13_AXIS_DATA_WIDTH + 32 + + + C_S13_AXIS_DATA_WIDTH + 32 + + + C_M14_AXIS_DATA_WIDTH + 32 + + + C_S14_AXIS_DATA_WIDTH + 32 + + + C_M15_AXIS_DATA_WIDTH + 32 + + + C_S15_AXIS_DATA_WIDTH + 32 + + + C_ICACHE_BASEADDR + Base Address + 0x0000000000000000 + + + C_ICACHE_HIGHADDR + High Address + 0x000000003FFFFFFF + + + C_USE_ICACHE + Enable Instruction Cache + 0 + + + C_ALLOW_ICACHE_WR + Enable Writes + 1 + + + C_ADDR_TAG_BITS + 17 + + + C_CACHE_BYTE_SIZE + Size in Bytes + 8192 + + + C_ICACHE_LINE_LEN + Line Length + 4 + + + C_ICACHE_ALWAYS_USED + Use Cache for All Memory Accesses + 0 + + + C_ICACHE_STREAMS + Number of Streams + 0 + + + + true + + + + + + C_ICACHE_VICTIMS + Number of Victims + 0 + + + + true + + + + + + C_ICACHE_FORCE_TAG_LUTRAM + Use Distributed RAM for Tags + 0 + + + + true + + + + + + C_ICACHE_DATA_WIDTH + Data Width + 0 + + + + true + + + + + + C_M_AXI_IC_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_DATA_WIDTH + 32 + + + C_M_AXI_IC_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_IC_USER_VALUE + 31 + + + + true + + + + + + C_M_AXI_IC_AWUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_IC_ARUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_IC_WUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_RUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_BUSER_WIDTH + 1 + + + + true + + + + + + C_DCACHE_BASEADDR + Base Address + 0x0000000000000000 + + + C_DCACHE_HIGHADDR + High Address + 0x000000003FFFFFFF + + + C_USE_DCACHE + Enable Data Cache + 0 + + + C_ALLOW_DCACHE_WR + Enable Writes + 1 + + + C_DCACHE_ADDR_TAG + 17 + + + C_DCACHE_BYTE_SIZE + Size in Bytes + 8192 + + + C_DCACHE_LINE_LEN + Line Length + 4 + + + C_DCACHE_ALWAYS_USED + Use Cache for All Memory Accesses + 0 + + + C_DCACHE_USE_WRITEBACK + Enable Write-back Storage Policy + 0 + + + + true + + + + + + C_DCACHE_VICTIMS + Number of Victims + 0 + + + + false + + + + + + C_DCACHE_FORCE_TAG_LUTRAM + Use Distributed RAM for Tags + 0 + + + C_DCACHE_DATA_WIDTH + Data Width + 0 + + + + false + + + + + + C_M_AXI_DC_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_DATA_WIDTH + 32 + + + C_M_AXI_DC_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DC_EXCLUSIVE_ACCESS + 0 + + + + true + + + + + + C_M_AXI_DC_USER_VALUE + 31 + + + + true + + + + + + C_M_AXI_DC_AWUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_DC_ARUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_DC_WUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_RUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_BUSER_WIDTH + 1 + + + + true + + + + + + + + + choice_list_29910ba8 + GENERIC + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_8af5a703 + 0 + 1 + + + choice_list_b1aff63c + 32 + 48 + 64 + + + choice_list_b94541ab + 0 + 2 + 4 + 8 + + + choice_list_dd2843c6 + 1 + 2 + 4 + 8 + + + choice_list_f86403bf + 4 + 8 + 16 + + + choice_pairs_0000a26c + 0 + 1 + 2 + 3 + + + choice_pairs_1075faf2 + 0 + 1 + 2 + + + choice_pairs_126baff7 + 0 + 8192 + 16384 + 32768 + 65536 + 131072 + + + choice_pairs_13d40c7c + 0 + 32 + 64 + 128 + 256 + 8192 + 16384 + 32768 + 65536 + 131072 + + + choice_pairs_2058dc69 + 0 + 1 + + + choice_pairs_22d9f392 + 0 + 1 + 2 + 3 + + + choice_pairs_3eb333f8 + 0 + 1 + 2 + + + choice_pairs_443ae6cc + 0 + 1 + 2 + 3 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_56d5ba32 + 0 + 1 + 2 + + + choice_pairs_5ab38e91 + 0 + 1 + 2 + + + choice_pairs_5b1842a1 + 0 + 4096 + 8192 + 16384 + 32768 + 65536 + 131072 + + + choice_pairs_75c71b2b + 0 + 1 + 2 + 3 + + + choice_pairs_7ad6afc0 + 0 + 1 + 2 + 3 + + + choice_pairs_7bfd418d + 0 + 1 + 2 + + + choice_pairs_7dd2834f + 0 + 8 + 9 + 10 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + + + choice_pairs_8b498448 + 64 + 128 + 256 + 512 + 1024 + 2048 + 4096 + 8192 + 16384 + 32768 + 65536 + + + choice_pairs_b1fa18d9 + 0 + 1 + 2 + + + choice_pairs_c471ed24 + 32 + 36 + 40 + 44 + 48 + 52 + 64 + + + choice_pairs_db57ca32 + 0 + 1 + 2 + + + choice_pairs_e7a1eb81 + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + + + choice_pairs_ff364cce + 2 + 3 + + + + + microblaze + + + + endian + little + + + instance_path + + + + bootloop_file + data/mb_bootloop_le.elf + + + processor_type + MICROBLAZE_LE + + + is_visible + true + + + + + The MicroBlaze 32 bit soft processor core, providing an instruction set optimized for embedded applications with many user-configurable options. MicroBlaze has many advanced architecture features like Instruction and Data-side cache with AXI interfaces, Floating-Point unit (FPU), Memory Management Unit (MMU), and fault tolerance support. +It is highly recommended to create MicroBlaze systems within Vivado IP Integrator, to enable export to the Xilinx Software Development Kit (SDK) for software development. + + + + C_SCO + 0 + + + + true + + + + + + C_FREQ + 100000000 + + + + true + + + + + + C_DATA_SIZE + 32 + + + + true + + + + + + C_ADDR_SIZE + Select Extended Addressing + 32 + + + + true + + + + + + C_DYNAMIC_BUS_SIZING + 0 + + + + true + + + + + + C_PC_WIDTH + 17 + + + + true + + + + + + C_INSTANCE + mb_microblaze_0 + + + + true + + + + + + C_AVOID_PRIMITIVES + 0 + + + + true + + + + + + C_FAULT_TOLERANT + Enable Fault Tolerance Support + 0 + + + + true + + + + + + C_ECC_USE_CE_EXCEPTION + Correctable Error Exception + 0 + + + + true + + + + + + C_LOCKSTEP_SLAVE + Lockstep Slave + 0 + + + + true + + + + + + C_ENDIANNESS + Endianness + 1 + + + + true + + + + + + C_AREA_OPTIMIZED + Select implementation optimization + 0 + + + + true + + + + + + C_OPTIMIZATION + 0 + + + + true + + + + + + C_INTERCONNECT + Select Bus Interface + 2 + + + + true + + + + + + C_BASE_VECTORS + Vector Base Address + 0x00000000 + + + + true + + + + + + C_USE_CONFIG_RESET + 0 + + + + true + + + + + + C_NUM_SYNC_FF_CLK + Synchronizing FFs to Clk region + 2 + + + + true + + + + + + C_NUM_SYNC_FF_CLK_IRQ + Synchronizing FFs to Clk region for interrupt input + 1 + + + + true + + + + + + C_NUM_SYNC_FF_CLK_DEBUG + Synchronizing FFs to Clk region in debug module + 2 + + + + true + + + + + + C_NUM_SYNC_FF_DBG_CLK + Synchronizing FFs to Dbg_Clk region + 1 + + + + true + + + + + + C_NUM_SYNC_FF_DBG_TRACE_CLK + Synchronizing FFs to Dbg_Trace_Clk region + 2 + + + + true + + + + + + C_M_AXI_DP_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DP_DATA_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DP_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DP_EXCLUSIVE_ACCESS + 0 + + + + true + + + + + + C_D_AXI + Enable Peripheral AXI Data Interface + 0 + + + + true + + + + + + C_DP_AXI_MON + Use Monitor Interface for Peripheral AXI Data Interface + 0 + + + + true + + + + + + C_DC_AXI_MON + Use Monitor Interface for Cache AXI Data Interface + 0 + + + + true + + + + + + C_D_LMB + Enable Local Memory Bus Data Interface + 1 + + + + true + + + + + + C_D_LMB_MON + Use Monitor Interface for Local Memory Bus Data Interface + 0 + + + + true + + + + + + C_M_AXI_IP_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IP_DATA_WIDTH + 32 + + + + true + + + + + + C_M_AXI_IP_ADDR_WIDTH + 32 + + + + true + + + + + + C_I_AXI + Enable Peripheral AXI Instruction Interface + 0 + + + + true + + + + + + C_IP_AXI_MON + Use Monitor Interface for Peripheral AXI Instruction Interface + 0 + + + + true + + + + + + C_IC_AXI_MON + Use Monitor Interface for Cache AXI Instruction Interface + 0 + + + + true + + + + + + C_I_LMB + Enable Local Memory Bus Instruction Interface + 1 + + + + true + + + + + + C_I_LMB_MON + Use Monitor Interface for Local Memory Bus Instruction Interface + 0 + + + + true + + + + + + C_TRACE + Enable Trace Bus Interface + 1 + + + + true + + + + + + C_LOCKSTEP_SELECT + Lockstep Interface + 0 + + + + true + + + + + + C_ENABLE_DISCRETE_PORTS + Enable Discrete Ports + 0 + + + + true + + + + + + C_M_AXI_DC_USER_SIGNALS + Enable M_AXI_DC User Signals + 0 + + + + true + + + + + + C_M_AXI_IC_USER_SIGNALS + Enable M_AXI_IC User Signals + 0 + + + + true + + + + + + G_TEMPLATE_LIST + Select Configuration + 0 + + + + true + + + + + + G_USE_EXCEPTIONS + Enable Exceptions + 0 + + + + true + + + + + + C_USE_MSR_INSTR + Enable Additional Machine Status Register Instructions + 0 + + + + true + + + + + + C_USE_PCMP_INSTR + Enable Pattern Comparator + 1 + + + + true + + + + + + C_USE_REORDER_INSTR + Enable Reversed Load/Store and Swap Instructions + 0 + + + + true + + + + + + C_USE_BARREL + Enable Barrel Shifter + 1 + + + + true + + + + + + C_USE_DIV + Enable Integer Divider + 1 + + + + true + + + + + + C_USE_HW_MUL + Enable Integer Multiplier + 1 + + + + true + + + + + + C_USE_FPU + Enable Floating Point Unit + 0 + + + + true + + + + + + C_UNALIGNED_EXCEPTIONS + Enable Unaligned Data Exception + 0 + + + + true + + + + + + C_ILL_OPCODE_EXCEPTION + Enable Illegal Instruction Exception + 0 + + + + true + + + + + + C_M_AXI_I_BUS_EXCEPTION + Enable Instruction-side AXI Exception + 0 + + + + false + + + + + + C_M_AXI_D_BUS_EXCEPTION + Enable Data-side AXI Exception + 0 + + + + false + + + + + + C_DIV_ZERO_EXCEPTION + Enable Integer Divide Exception + 0 + + + + true + + + + + + C_FPU_EXCEPTION + Enable Floating Point Unit Exceptions + 0 + + + + false + + + + + + C_FSL_EXCEPTION + Enable Stream Exception + 0 + + + + false + + + + + + C_USE_STACK_PROTECTION + Enable stack protection + 0 + + + + true + + + + + + C_IMPRECISE_EXCEPTIONS + Allow Imprecise Exceptions + 0 + + + + true + + + + + + C_PVR + Specifies Processor Version Register + 0 + + + + true + + + + + + C_PVR_USER1 + Specify USER1 Bits in Processor Version Register + 0x00 + + + + false + + + + + + C_PVR_USER2 + Specify USER2 Bits in Processor Version Register + 0x00000000 + + + + false + + + + + + C_DEBUG_ENABLED + MicroBlaze Debug Module Interface + 0 + + + + true + + + + + + C_DEBUG_INTERFACE + MicroBlaze Debug Connection + 0 + + + + true + + + + + + C_NUMBER_OF_PC_BRK + Number of PC Breakpoints + 1 + + + + false + + + + + + C_NUMBER_OF_RD_ADDR_BRK + Number of Read Address Watchpoints + 0 + + + + false + + + + + + C_NUMBER_OF_WR_ADDR_BRK + Number of Write Address Watchpoints + 0 + + + + false + + + + + + C_DEBUG_EVENT_COUNTERS + Number of Performance Monitor Event Counters + 5 + + + + false + + + + + + C_DEBUG_LATENCY_COUNTERS + Number of Performance Monitor Latency Counters + 1 + + + + false + + + + + + C_DEBUG_COUNTER_WIDTH + Performance Monitor Counter Width + 32 + + + + false + + + + + + C_DEBUG_TRACE_SIZE + Trace Buffer Size + 8192 + + + + false + + + + + + C_DEBUG_EXTERNAL_TRACE + External Trace + 0 + + + + false + + + + + + C_DEBUG_TRACE_ASYNC_RESET + Use Asynchrnous Reset for External Trace + 0 + + + + true + + + + + + C_DEBUG_PROFILE_SIZE + Profile Buffer Size + 0 + + + + false + + + + + + C_INTERRUPT_IS_EDGE + Sense Interrupt on Edge vs. Level + 0 + + + + true + + + + + + C_EDGE_IS_POSITIVE + Sense Interrupt on Rising vs. Falling Edge + 1 + + + + true + + + + + + C_ASYNC_INTERRUPT + 1 + + + + true + + + + + + C_ASYNC_WAKEUP + 3 + + + + true + + + + + + C_RESET_MSR_IE + IE + 0 + + + + true + + + + + + C_RESET_MSR_BIP + BIP + 0 + + + + true + + + + + + C_RESET_MSR_ICE + ICE + 0 + + + + true + + + + + + C_RESET_MSR_DCE + DCE + 0 + + + + true + + + + + + C_RESET_MSR_EE + EE + 0 + + + + true + + + + + + C_RESET_MSR_EIP + EIP + 0 + + + + true + + + + + + C_OPCODE_0x0_ILLEGAL + Generate Illegal Instruction Exception for NULL Instruction + 0 + + + + false + + + + + + C_FSL_LINKS + Number of Stream Links + 0 + + + + true + + + + + + C_USE_EXTENDED_FSL_INSTR + Enable Additional Stream Instructions + 0 + + + + false + + + + + + C_M0_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S0_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M1_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S1_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M2_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S2_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M3_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S3_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M4_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S4_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M5_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S5_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M6_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S6_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M7_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S7_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M8_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S8_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M9_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S9_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M10_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S10_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M11_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S11_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M12_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S12_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M13_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S13_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M14_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S14_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M15_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S15_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M0_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S0_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M1_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S1_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M2_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S2_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M3_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S3_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M4_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S4_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M5_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S5_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M6_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S6_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M7_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S7_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M8_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S8_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M9_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S9_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M10_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S10_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M11_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S11_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M12_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S12_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M13_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S13_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M14_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S14_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M15_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S15_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_ICACHE_BASEADDR + Base Address + 0x0000000000000000 + + + + false + + + + + + C_ICACHE_HIGHADDR + High Address + 0x000000003FFFFFFF + + + + false + + + + + + C_USE_ICACHE + Enable Instruction Cache + 0 + + + + true + + + + + + C_ALLOW_ICACHE_WR + Enable Writes + 1 + + + + false + + + + + + C_ADDR_TAG_BITS + Set number of I-cache address tag bits + 17 + + + + true + + + + + + C_CACHE_BYTE_SIZE + Size in Bytes + 8192 + + + + false + + + + + + C_ICACHE_LINE_LEN + Line Length + 4 + + + + false + + + + + + C_ICACHE_ALWAYS_USED + Use Cache for All Memory Accesses + 0 + + + + false + + + + + + C_ICACHE_VICTIMS + Number of Victims + 0 + + + + false + + + + + + C_ICACHE_STREAMS + Number of Streams + 0 + + + + false + + + + + + C_ICACHE_FORCE_TAG_LUTRAM + Use Distributed RAM for Tags + 0 + + + + false + + + + + + C_ICACHE_DATA_WIDTH + Data Width + 0 + + + + false + + + + + + C_M_AXI_IC_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_IC_AWUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_IC_ARUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_IC_WUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_RUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_BUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_USER_VALUE + 31 + + + + true + + + + + + C_DCACHE_BASEADDR + Base Address + 0x0000000000000000 + + + + false + + + + + + C_DCACHE_HIGHADDR + High Address + 0x000000003FFFFFFF + + + + false + + + + + + C_USE_DCACHE + Enable Data Cache + 0 + + + + true + + + + + + C_ALLOW_DCACHE_WR + Enable Writes + 1 + + + + false + + + + + + C_DCACHE_ADDR_TAG + Set number of D-cache address tag bits + 17 + + + + true + + + + + + C_DCACHE_BYTE_SIZE + Size in Bytes + 8192 + + + + false + + + + + + C_DCACHE_LINE_LEN + Line Length + 4 + + + + false + + + + + + C_DCACHE_ALWAYS_USED + Use Cache for All Memory Accesses + 0 + + + + false + + + + + + C_DCACHE_USE_WRITEBACK + Enable Write-back Storage Policy + 0 + + + + false + + + + + + C_DCACHE_VICTIMS + Number of Victims + 0 + + + + false + + + + + + C_DCACHE_FORCE_TAG_LUTRAM + Use Distributed RAM for Tags + 0 + + + + false + + + + + + C_DCACHE_DATA_WIDTH + Data Width + 0 + + + + false + + + + + + C_M_AXI_DC_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DC_AWUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_DC_ARUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_DC_WUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_RUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_BUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_EXCLUSIVE_ACCESS + 0 + + + + true + + + + + + C_M_AXI_DC_USER_VALUE + 31 + + + + true + + + + + + C_USE_MMU + Memory Management + 0 + + + + true + + + + + + C_MMU_DTLB_SIZE + Data Shadow Translation Look-Aside Buffer Size + 4 + + + + false + + + + + + C_MMU_ITLB_SIZE + Instruction Shadow Translation Look-Aside Buffer Size + 2 + + + + false + + + + + + C_MMU_TLB_ACCESS + Enable Access to Memory Management Special Registers + 3 + + + + false + + + + + + C_MMU_ZONES + Number of Memory Protection Zones + 16 + + + + false + + + + + + C_MMU_PRIVILEGED_INSTR + Privileged Instructions + 0 + + + + false + + + + + + C_USE_INTERRUPT + Use Interrupt + 0 + + + + true + + + + + + C_INTERRUPT_MON + Use Monitor Interface for Interrupt + 0 + + + + true + + + + + + C_USE_EXT_BRK + Use Ext_Brk + 0 + + + + true + + + + + + C_USE_EXT_NM_BRK + Use Ext_Nm_Brk + 0 + + + + true + + + + + + C_USE_NON_SECURE + Use Non-Secure AXI access permission + 0 + + + + true + + + + + + C_USE_BRANCH_TARGET_CACHE + Enable Branch Target Cache + 0 + + + + true + + + + + + C_BRANCH_TARGET_CACHE_SIZE + Branch Target Cache Size + 0 + + + + true + + + + + + Component_Name + bd_9f2c_microblaze_I_0 + + + + + MicroBlaze + + XPM_MEMORY + + 7 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xci new file mode 100644 index 0000000..7970c34 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xci @@ -0,0 +1,71 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_rst_0_0 + + + ACTIVE_LOW + + + 100000000 + 0.000 + ACTIVE_HIGH + 0 + 4 + 1 + 4 + virtexuplus + 1 + 1 + 1 + 1 + 0 + 4 + 1 + 4 + 1 + 1 + 1 + 1 + bd_9f2c_rst_0_0 + Custom + false + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 12 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xml new file mode 100644 index 0000000..5c40fba --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_1/bd_9f2c_rst_0_0.xml @@ -0,0 +1,583 @@ + + + xilinx.com + customized_ip + bd_9f2c_rst_0_0 + 1.0 + + + clock + Clock + + + + + + + CLK + + + slowest_sync_clk + + + + + + ASSOCIATED_RESET + mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset + + + FREQ_HZ + Slowest Sync clock frequency + Slowest Synchronous clock frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + + + ext_reset + Ext_Reset + + + + + + + RST + + + ext_reset_in + + + + + + BOARD.ASSOCIATED_PARAM + RESET_BOARD_INTERFACE + + + + required + + + + + + POLARITY + ACTIVE_HIGH + + + none + + + + + + + aux_reset + aux_reset + + + + + + + RST + + + aux_reset_in + + + + + + POLARITY + ACTIVE_LOW + + + none + + + + + + + dbg_reset + DBG_Reset + + + + + + + RST + + + mb_debug_sys_rst + + + + + + POLARITY + ACTIVE_HIGH + + + + + mb_rst + MB_rst + + + + + + + RST + + + mb_reset + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PROCESSOR + + + + + bus_struct_reset + bus_struct_reset + + + + + + + RST + + + bus_struct_reset + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + interconnect_low_rst + interconnect_low_rst + + + + + + + RST + + + interconnect_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + TYPE + INTERCONNECT + + + + + peripheral_high_rst + peripheral_high_rst + + + + + + + RST + + + peripheral_reset + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PERIPHERAL + + + + + peripheral_low_rst + peripheral_low_rst + + + + + + + RST + + + peripheral_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + TYPE + PERIPHERAL + + + + + + + + slowest_sync_clk + + in + + + std_logic + dummy_view + + + + + + ext_reset_in + + in + + + std_logic + dummy_view + + + + + + aux_reset_in + + in + + + std_logic + dummy_view + + + + 1 + + + + + mb_debug_sys_rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + dcm_locked + + in + + + std_logic + dummy_view + + + + 0x1 + + + + + mb_reset + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + bus_struct_reset + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + peripheral_reset + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + interconnect_aresetn + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 1 + + + + + peripheral_aresetn + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 1 + + + + + + + C_FAMILY + virtexuplus + + + C_EXT_RST_WIDTH + Ext Rst Width + 4 + + + C_AUX_RST_WIDTH + Aux Rst Width + 4 + + + C_EXT_RESET_HIGH + Ext Reset High + 1 + + + C_AUX_RESET_HIGH + Aux Reset High + 0 + + + C_NUM_BUS_RST + No. of Bus Reset (Active High) + 1 + + + C_NUM_PERP_RST + No. of Peripheral Reset (Active High) + 1 + + + C_NUM_INTERCONNECT_ARESETN + No. of Interconnect Reset (Active Low) + 1 + + + C_NUM_PERP_ARESETN + No. of Peripheral Reset (Active Low) + 1 + + + + + + choice_list_ac75ef1e + Custom + + + Processor Reset System + + + C_NUM_PERP_ARESETN + No. of Peripheral Reset (Active Low) + 1 + + + C_NUM_INTERCONNECT_ARESETN + No. of Interconnect Reset (Active Low) + 1 + + + C_NUM_PERP_RST + No. of Peripheral Reset (Active High) + 1 + + + C_NUM_BUS_RST + No. of Bus Reset (Active High) + 1 + + + C_AUX_RESET_HIGH + Aux Reset High + 0 + + + C_EXT_RESET_HIGH + Ext Reset High + 1 + + + C_AUX_RST_WIDTH + Aux Rst Width + 4 + + + C_EXT_RST_WIDTH + Ext Rst Width + 4 + + + Component_Name + bd_9f2c_rst_0_0 + + + USE_BOARD_FLOW + Generate Board based IO Constraints + false + + + RESET_BOARD_INTERFACE + Custom + + + + + Processor System Reset + 12 + + + + + + + + + + 2018.2 + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xci new file mode 100644 index 0000000..3562f5a --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xci @@ -0,0 +1,272 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_iomodule_0_0 + + + + 100000000 + 0.000 + 1 + LEVEL_HIGH + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 32 + 32 + READ_WRITE + 0 + 0x0000000080000000 + virtexuplus + 0 + 6216 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 100000000 + 0 + 32 + 0 + 32 + 0 + 32 + 0 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x000000008000FFFF + iomodule + 17 + 0xFFFF + 0x00000000 + 1 + 1 + 0x0000 + 2 + 0xFFFF + 0 + 0x00000000C0000000 + 0x00000000FFFFFFFF + 0x00000000C0000000 + 32 + 32 + 0x00000000C0000000 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 9600 + 8 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0x0000000080000000 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 100000000 + 0 + 32 + 0 + 32 + 0 + 32 + 0 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x000000008000FFFF + iomodule + 17 + 0xFFFF + 0x00000000 + 1 + 1 + 0 + 0x0000 + 2 + 0xFFFF + 0 + 1 + 0x00000000C0000000 + 0x00000000FFFFFFFF + 0x00000000C0000000 + 32 + 32 + 0x00000000C0000000 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 9600 + 8 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + bd_9f2c_iomodule_0_0 + Custom + Custom + Custom + Custom + Custom + false + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 3 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xml new file mode 100644 index 0000000..b5953fa --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_10/bd_9f2c_iomodule_0_0.xml @@ -0,0 +1,7497 @@ + + + xilinx.com + customized_ip + bd_9f2c_iomodule_0_0 + 1.0 + + + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + CLK.CLK + Clk + Clock Input + + + + + + + CLK + + + Clk + + + + + + ASSOCIATED_BUSIF + SLMB + + + ASSOCIATED_RESET + Rst:TMR_Rst + + + FREQ_HZ + Clk frequency + Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.Rst + Rst + Reset Input + + + + + + + RST + + + Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PERIPHERAL + + + + + RST.TMR_Rst + TMR_Rst + TMR Reset Input + + + + + + + RST + + + TMR_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PERIPHERAL + + + + + IO_BUS + IO_BUS + MicroBlaze MCS IO Bus Interface + + + + + + + ADDR_STROBE + + + IO_Addr_Strobe + + + + + ADDRESS + + + IO_Address + + + + + BYTE_ENABLE + + + IO_Byte_Enable + + + + + READ_DATA + + + IO_Read_Data + + + + + READ_STROBE + + + IO_Read_Strobe + + + + + READY + + + IO_Ready + + + + + WRITE_DATA + + + IO_Write_Data + + + + + WRITE_STROBE + + + IO_Write_Strobe + + + + + + + true + + + + + + INTERRUPT.UART_Interrupt + UART_Interrupt + + + + + + + INTERRUPT + + + UART_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.FIT1_Interrupt + FIT1_Interrupt + + + + + + + INTERRUPT + + + FIT1_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.FIT2_Interrupt + FIT2_Interrupt + + + + + + + INTERRUPT + + + FIT2_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.FIT3_Interrupt + FIT3_Interrupt + + + + + + + INTERRUPT + + + FIT3_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.FIT4_Interrupt + FIT4_Interrupt + + + + + + + INTERRUPT + + + FIT4_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.PIT1_Interrupt + PIT1_Interrupt + + + + + + + INTERRUPT + + + PIT1_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.PIT2_Interrupt + PIT2_Interrupt + + + + + + + INTERRUPT + + + PIT2_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.PIT3_Interrupt + PIT3_Interrupt + + + + + + + INTERRUPT + + + PIT3_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.PIT4_Interrupt + PIT4_Interrupt + + + + + + + INTERRUPT + + + PIT4_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.GPI1_Interrupt + GPI1_Interrupt + + + + + + + INTERRUPT + + + GPI1_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.GPI2_Interrupt + GPI2_Interrupt + + + + + + + INTERRUPT + + + GPI2_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.GPI3_Interrupt + GPI3_Interrupt + + + + + + + INTERRUPT + + + GPI3_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.GPI4_Interrupt + GPI4_Interrupt + + + + + + + INTERRUPT + + + GPI4_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTC_Interrupt + INTC_Interrupt + + + + + + + INTERRUPT + + + INTC_Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + none + + + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTC_Irq_Single + INTC_IRQ + + + + + + + INTERRUPT + + + INTC_IRQ + + + + + + SENSITIVITY + LEVEL_HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTC_Irq + INTC_IRQ + + + + + + + ACK + + + INTC_Processor_Ack + + + + + ADDRESS + + + INTC_Interrupt_Address + + + + + INTERRUPT + + + INTC_IRQ + + + + + + SENSITIVITY + LEVEL_HIGH + + + LOW_LATENCY + 0 + + + + + + false + + + + + + INTERRUPT.INTC_Irq_Out + INTC_IRQ_OUT + + + + + + + INTERRUPT + + + INTC_IRQ_OUT + + + + + + SENSITIVITY + LEVEL_HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + UART + UART + UART TX/RX + + + + + + + RxD + + + UART_Rx + + + + + TxD + + + UART_Tx + + + + + + BOARD.ASSOCIATED_PARAM + UART_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + GPIO1 + GPIO1 + General Purpose IO + + + + + + + TRI_I + + + GPI1 + + + + + TRI_O + + + GPO1 + + + + + + C_USE_GPO1 + 0 + + + + true + + + + + + C_GPO1_SIZE + 32 + + + + true + + + + + + C_GPO1_INIT + 0x00000000 + + + + true + + + + + + C_USE_GPI1 + 0 + + + + true + + + + + + C_GPI1_SIZE + 32 + + + + true + + + + + + C_GPI1_INTERRUPT + 0 + + + + true + + + + + + BOARD.ASSOCIATED_PARAM + GPIO1_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + GPIO2 + GPIO2 + General Purpose IO + + + + + + + TRI_I + + + GPI2 + + + + + TRI_O + + + GPO2 + + + + + + C_USE_GPO2 + 0 + + + + true + + + + + + C_GPO2_SIZE + 32 + + + + true + + + + + + C_GPO2_INIT + 0x00000000 + + + + true + + + + + + C_USE_GPI2 + 0 + + + + true + + + + + + C_GPI2_SIZE + 32 + + + + true + + + + + + C_GPI2_INTERRUPT + 0 + + + + true + + + + + + BOARD.ASSOCIATED_PARAM + GPIO2_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + GPIO3 + GPIO3 + General Purpose IO + + + + + + + TRI_I + + + GPI3 + + + + + TRI_O + + + GPO3 + + + + + + C_USE_GPO3 + 0 + + + + true + + + + + + C_GPO3_SIZE + 32 + + + + true + + + + + + C_GPO3_INIT + 0x00000000 + + + + true + + + + + + C_USE_GPI3 + 0 + + + + true + + + + + + C_GPI3_SIZE + 32 + + + + true + + + + + + C_GPI3_INTERRUPT + 0 + + + + true + + + + + + BOARD.ASSOCIATED_PARAM + GPIO3_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + GPIO4 + GPIO4 + General Purpose IO + + + + + + + TRI_I + + + GPI4 + + + + + TRI_O + + + GPO4 + + + + + + C_USE_GPO4 + 0 + + + + true + + + + + + C_GPO4_SIZE + 32 + + + + true + + + + + + C_GPO4_INIT + 0x00000000 + + + + true + + + + + + C_USE_GPI4 + 0 + + + + true + + + + + + C_GPI4_SIZE + 32 + + + + true + + + + + + C_GPI4_INTERRUPT + 0 + + + + true + + + + + + BOARD.ASSOCIATED_PARAM + GPIO4_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + + + SLMB + LMB memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + UART RX + UART Receive Data Register + UART Receive Data Register + 0x0 + 8 + true + read-only + + 0x0 + + + UART RX + Receive Data + Data received by the UART. + 0 + 8 + true + read-only + + 0 + 0 + + modify + false + + + + + false + + + + + + UART TX + UART Transmit Data Register + UART Transmit Data Register + 0x4 + 8 + true + write-only + + 0x0 + + + UART TX + Transmit Data + Data to be transmitted by the UART. + 0 + 8 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + UART Status + UART Status Register + UART Status Register + 0x8 + 8 + true + read-only + + 0x0 + + + Rx Valid Data + Rx Valid Data + Indicates if the receive register has valid data: + 0 - Receive register is empty. + 1 - Receive register has valid data. + + 0 + 1 + true + read-only + + 0 + 0 + + false + + + Tx Used + Tx Used + Indicates if the transmit register is in use: + 0 - Transmit register is not in use. + 1 - Transmit register is in use. + + 3 + 1 + true + read-only + + 0 + 0 + + false + + + Overrun Error + Overrun Error + Indicates that an overrun error has occurred: + 0 - No overrun has occurred. + 1 - An overrun has occurred. + + 5 + 1 + true + read-only + + 0 + 0 + + false + + + Frame Error + Frame Error + Indicates that an frame error has occurred: + 0 - No frame error has occurred. + 1 - A frame error has occurred. + + 6 + 1 + true + read-only + + 0 + 0 + + false + + + Parity Error + Parity Error + Indicates that a parity error has occurred: + 0 - No parity error has occurred. + 1 - A parity error occurred. + + 7 + 1 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ MODE + Interrupt Mode Register + Interrupt Mode Register + 0xC + 17 + true + write-only + + 0x0 + + + IRQ Mode + IRQ Mode + Interrupt Mode. +For each bit: + W - When written with 1 the corresponding interrupt will use fast mode. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + true + + + + + + GPO 1 + General Purpose Output 1 Register + General Purpose Output 1 Register + 0x10 + 32 + true + write-only + + 0 + + + GPO + General Purpose Output + General Purpose Output. +For each bit: + W - Writes general purpose output value. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + GPO 2 + General Purpose Output 2 Register + General Purpose Output 2 Register + 0x14 + 32 + true + write-only + + 0 + + + GPO + General Purpose Output + General Purpose Output. +For each bit: + W - Writes general purpose output value. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + GPO 3 + General Purpose Output 3 Register + General Purpose Output 3 Register + 0x18 + 32 + true + write-only + + 0 + + + GPO + General Purpose Output + General Purpose Output. +For each bit: + W - Writes general purpose output value. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + GPO 4 + General Purpose Output 4 Register + General Purpose Output 4 Register + 0x1C + 32 + true + write-only + + 0 + + + GPO + General Purpose Output + General Purpose Output. +For each bit: + W - Writes general purpose output value. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + GPI 1 + General Purpose Input 1 Register + General Purpose Input 1 Register + 0x20 + 32 + true + read-only + + 0 + + + GPI + General Purpose Input + General Purpose Input. +For each bit: + R - Reads general purpose input value. + + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + GPI 2 + General Purpose Input 2 Register + General Purpose Input 2 Register + 0x24 + 32 + true + read-only + + 0 + + + CPI + General Purpose Input + General Purpose Input. +For each bit: + R - Reads general purpose input value. + + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + GPI 3 + General Purpose Input 3 Register + General Purpose Input 3 Register + 0x28 + 32 + true + read-only + + 0 + + + GPI + General Purpose Input + General Purpose Input. +For each bit: + R - Reads general purpose input value. + + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + GPI 4 + General Purpose Input 4 Register + General Purpose Input 4 Register + 0x2C + 32 + true + read-only + + 0 + + + GPI + General Purpose Input + General Purpose Input. +For each bit: + R - Reads general purpose input value. + + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ STATUS + Interrupt Status Register + Interrupt Status Register + 0x30 + 17 + true + read-only + + 0x0 + + + UART ERR + UART Error + UART Error interrupt. + 0 + 1 + true + read-only + + 0 + 0 + + false + + + UART TX + UART Transmitted Data + UART Transmitted Data interrupt. + 1 + 1 + true + read-only + + 0 + 0 + + false + + + UART RX + UART Received Data + UART Received Data interrupt. + 2 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 1 + PIT 1 + PIT 1 lapsed. + 3 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 2 + PIT 2 + PIT 2 lapsed. + 4 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 3 + PIT 3 + PIT 3 lapsed. + 5 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 4 + PIT 4 + PIT 4 lapsed. + 6 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 1 + FIT 1 + FIT 1 strobe. + 7 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 2 + FIT 2 + FIT 2 strobe. + 8 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 3 + FIT 3 + FIT 3 strobe. + 9 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 4 + FIT 4 + FIT 4 strobe. + 10 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 1 + GPI 1 + GPI 1 changed. + 11 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 2 + GPI 2 + GPI 2 changed. + 12 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 3 + GPI 3 + GPI 3 changed. + 13 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 4 + GPI 4 + GPI 4 changed. + 14 + 1 + true + read-only + + 0 + 0 + + false + + + INTC Interrupt + External interrupt input signal + Interrupt Status Register. +For each bit: + R - Reads active interrupt signal. + + 16 + 1 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ PENDING + Interrupt Pending Register + Interrupt Pending Register + 0x34 + 17 + true + read-only + + 0x0 + + + UART ERR + UART Error + UART Error interrupt. + 0 + 1 + true + read-only + + 0 + 0 + + false + + + UART TX + UART Transmitted Data + UART Transmitted Data interrupt. + 1 + 1 + true + read-only + + 0 + 0 + + false + + + UART RX + UART Received Data + UART Received Data interrupt. + 2 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 1 + PIT 1 + PIT 1 lapsed. + 3 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 2 + PIT 2 + PIT 2 lapsed. + 4 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 3 + PIT 3 + PIT 3 lapsed. + 5 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 4 + PIT 4 + PIT 4 lapsed. + 6 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 1 + FIT 1 + FIT 1 strobe. + 7 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 2 + FIT 2 + FIT 2 strobe. + 8 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 3 + FIT 3 + FIT 3 strobe. + 9 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 4 + FIT 4 + FIT 4 strobe. + 10 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 1 + GPI 1 + GPI 1 changed. + 11 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 2 + GPI 2 + GPI 2 changed. + 12 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 3 + GPI 3 + GPI 3 changed. + 13 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 4 + GPI 4 + GPI 4 changed. + 14 + 1 + true + read-only + + 0 + 0 + + false + + + INTC Interrupt + Enabled interrupt events that have occurred + Interrupt Pending. +For each bit: + R - Reads enabled interrupt event that has occurred. + + 16 + 1 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ ENABLE + Interrupt Enable Register + Interrupt Enable Register + 0x38 + 17 + true + write-only + + 0x0 + + + UART ERR + UART Error + UART Error interrupt enabled. + 0 + 1 + true + write-only + + 0 + 0 + + false + + + UART TX + UART Transmitted Data + UART Transmitted Data interrupt enabled. + 1 + 1 + true + write-only + + 0 + 0 + + false + + + UART RX + UART Received Data + UART Received Data interrupt enabled. + 2 + 1 + true + write-only + + 0 + 0 + + false + + + PIT 1 + PIT 1 + PIT 1 interrupt enabled. + 3 + 1 + true + write-only + + 0 + 0 + + false + + + PIT 2 + PIT 2 + PIT 2 interrupt enabled. + 4 + 1 + true + write-only + + 0 + 0 + + false + + + PIT 3 + PIT 3 + PIT 3 interrupt enabled. + 5 + 1 + true + write-only + + 0 + 0 + + false + + + PIT 4 + PIT 4 + PIT 4 interrupt enabled. + 6 + 1 + true + write-only + + 0 + 0 + + false + + + FIT 1 + FIT 1 + FIT 1 interrupt enabled. + 7 + 1 + true + write-only + + 0 + 0 + + false + + + FIT 2 + FIT 2 + FIT 2 interrupt enabled. + 8 + 1 + true + write-only + + 0 + 0 + + false + + + FIT 3 + FIT 3 + FIT 3 interrupt enabled. + 9 + 1 + true + write-only + + 0 + 0 + + false + + + FIT 4 + FIT 4 + FIT 4 interrupt enabled. + 10 + 1 + true + write-only + + 0 + 0 + + false + + + GPI 1 + GPI 1 + GPI 1 interrupt enabled. + 11 + 1 + true + write-only + + 0 + 0 + + false + + + GPI 2 + GPI 2 + GPI 2 interrupt enabled. + 12 + 1 + true + write-only + + 0 + 0 + + false + + + GPI 3 + GPI 3 + GPI 3 interrupt enabled. + 13 + 1 + true + write-only + + 0 + 0 + + false + + + GPI 4 + GPI 4 + GPI 4 interrupt enabled. + 14 + 1 + true + write-only + + 0 + 0 + + false + + + INTC Interrupt + Enable external interrupt input signals + Interrupt Enable. +For each bit: + W - Enable external interrupt input signal. + + 16 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ ACK + Interrupt Acknowledge Register + Interrupt Acknowledge Register + 0x3C + 17 + true + write-only + + 0x0 + + + IRQ Acknowledge + IRQ Acknowledge + Interrupt Acknowledge. +For each bit: + W - When written with 1 clear bit in IRQ_STATUS and IRQ_PENDING. + + 0 + 17 + true + write-only + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + PIT1 PRELOAD + PIT 1 Preload Register + PIT 1 Preload Register + 0x40 + 32 + true + write-only + + 0x0 + + + PIT1 Preload + PIT1 Preload + Determines the initial value of the counter and the timer period. +The period is the value + 2. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT1 COUNTER + PIT 1 Counter Register + PIT 1 Counter Register + 0x44 + 32 + true + read-only + + 0x0 + + + PIT1 Counter + PIT1 Counter + Samples the current counter value. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + PIT1 CONTROL + PIT 1 Control Register + PIT 1 Control Register + 0x48 + 2 + true + write-only + + 0x0 + + + EN + Enable + Count Enable: + 0 - Counting Disabled. + 1 - Counting Enabled. + + 0 + 1 + true + write-only + + 0 + 0 + + false + + + PRELOAD + Preload + Counter preload: + 0 - Counter counts past zero and then stops. + 1 - Counter automatically reloaded with PIT1_PRELOAD. + + 1 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + UART BAUD + UART Programmable Baud Rate + UART Programmable Baud Rate + 0x4C + 8 + true + write-only + + 0x0 + + + UART BAUD + Baud Rate + Programmable UART Baud Rate. + 0 + 20 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT2 PRELOAD + PIT 2 Preload Register + PIT 2 Preload Register + 0x50 + 32 + true + write-only + + 0x0 + + + PIT2 Preload + PIT2 Preload + Determines the initial value of the counter and the timer period. +The period is the value + 2. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT2 COUNTER + PIT 2 Counter Register + PIT 2 Counter Register + 0x54 + 32 + true + read-only + + 0x0 + + + PIT2 Counter + PIT2 Counter + Samples the current counter value. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + PIT2 CONTROL + PIT 2 Control Register + PIT 2 Control Register + 0x58 + 2 + true + write-only + + 0x0 + + + EN + Enable + Count Enable: + 0 - Counting Disabled. + 1 - Counting Enabled. + + 0 + 1 + true + write-only + + 0 + 0 + + false + + + PRELOAD + Preload + Counter preload: + 0 - Counter counts past zero and then stops. + 1 - Counter automatically reloaded with PIT2_PRELOAD. + + 1 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT3 PRELOAD + PIT 3 Preload Register + PIT 3 Preload Register + 0x60 + 32 + true + write-only + + 0x0 + + + PIT3 Preload + PIT3 Preload + Determines the initial value of the counter and the timer period. +The period is the value + 2. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT3 COUNTER + PIT 3 Counter Register + PIT 3 Counter Register + 0x64 + 32 + true + read-only + + 0x0 + + + PIT3 Counter + PIT3 Counter + Samples the current counter value. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + PIT3 CONTROL + PIT 3 Control Register + PIT 3 Control Register + 0x68 + 2 + true + write-only + + 0x0 + + + EN + Enable + Count Enable: + 0 - Counting Disabled. + 1 - Counting Enabled. + + 0 + 1 + true + write-only + + 0 + 0 + + false + + + PRELOAD + Preload + Counter preload: + 0 - Counter counts past zero and then stops. + 1 - Counter automatically reloaded with PIT3_PRELOAD. + + 1 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT4 PRELOAD + PIT 4 Preload Register + PIT 4 Preload Register + 0x70 + 32 + true + write-only + + 0x0 + + + PIT4 Preload + PIT4 Preload + Determines the initial value of the counter and the timer period. +The period is the value + 2. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT4 COUNTER + PIT 4 Counter Register + PIT 4 Counter Register + 0x74 + 32 + true + read-only + + 0x0 + + + PIT4 Counter + PIT4 Counter + Samples the current counter value. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + PIT4 CONTROL + PIT 4 Control Register + PIT 4 Control Register + 0x78 + 2 + true + write-only + + 0x0 + + + EN + Enable + Count Enable: + 0 - Counting Disabled. + 1 - Counting Enabled. + + 0 + 1 + true + write-only + + 0 + 0 + + false + + + PRELOAD + Preload + Counter preload: + 0 - Counter counts past zero and then stops. + 1 - Counter automatically reloaded with PIT4_PRELOAD. + + 1 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 0 + Interrupt Vector Register 0 + Interrupt Vector Register 0 + 0x80 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 0 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 1 + Interrupt Vector Register 1 + Interrupt Vector Register 1 + 0x84 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 1 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 2 + Interrupt Vector Register 2 + Interrupt Vector Register 2 + 0x88 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 2 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 3 + Interrupt Vector Register 3 + Interrupt Vector Register 3 + 0x8C + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 3 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 4 + Interrupt Vector Register 4 + Interrupt Vector Register 4 + 0x90 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 4 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 5 + Interrupt Vector Register 5 + Interrupt Vector Register 5 + 0x94 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 5 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 6 + Interrupt Vector Register 6 + Interrupt Vector Register 6 + 0x98 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 6 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 7 + Interrupt Vector Register 7 + Interrupt Vector Register 7 + 0x9C + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 7 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 8 + Interrupt Vector Register 8 + Interrupt Vector Register 8 + 0xA0 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 8 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 9 + Interrupt Vector Register 9 + Interrupt Vector Register 9 + 0xA4 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 9 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 10 + Interrupt Vector Register 10 + Interrupt Vector Register 10 + 0xA8 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 10 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 11 + Interrupt Vector Register 11 + Interrupt Vector Register 11 + 0xAC + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 11 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 12 + Interrupt Vector Register 12 + Interrupt Vector Register 12 + 0xB0 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 12 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 13 + Interrupt Vector Register 13 + Interrupt Vector Register 13 + 0xB4 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 13 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 14 + Interrupt Vector Register 14 + Interrupt Vector Register 14 + 0xB8 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 14 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 16 + Interrupt Vector Register 16 + Interrupt Vector Register 16 + 0xC0 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 16 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + true + + + + + + IRQ VECTOR 17 + Interrupt Vector Register 17 + Interrupt Vector Register 17 + 0xC4 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 17 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 18 + Interrupt Vector Register 18 + Interrupt Vector Register 18 + 0xC8 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 18 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 19 + Interrupt Vector Register 19 + Interrupt Vector Register 19 + 0xCC + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 19 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 20 + Interrupt Vector Register 20 + Interrupt Vector Register 20 + 0xD0 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 20 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 21 + Interrupt Vector Register 21 + Interrupt Vector Register 21 + 0xD4 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 21 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 22 + Interrupt Vector Register 22 + Interrupt Vector Register 22 + 0xD8 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 22 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 23 + Interrupt Vector Register 23 + Interrupt Vector Register 23 + 0xDC + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 23 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 24 + Interrupt Vector Register 24 + Interrupt Vector Register 24 + 0xE0 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 24 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 25 + Interrupt Vector Register 25 + Interrupt Vector Register 25 + 0xE4 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 25 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 26 + Interrupt Vector Register 26 + Interrupt Vector Register 26 + 0xE8 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 26 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 27 + Interrupt Vector Register 27 + Interrupt Vector Register 27 + 0xEC + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 27 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 28 + Interrupt Vector Register 28 + Interrupt Vector Register 28 + 0xF0 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 28 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 29 + Interrupt Vector Register 29 + Interrupt Vector Register 29 + 0xF4 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 29 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 30 + Interrupt Vector Register 30 + Interrupt Vector Register 30 + 0xF8 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 30 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 31 + Interrupt Vector Register 31 + Interrupt Vector Register 31 + 0xFC + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 31 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + + IO + 0 + 65536 + 32 + register + read-write + + + OFFSET_BASE_PARAM + C_IO_BASEADDR + + + OFFSET_HIGH_PARAM + C_IO_HIGHADDR + + + + + + true + + + + + + + + + + Clk + + in + + + std_logic + dummy_view + + + + + + Rst + + in + + + std_logic + dummy_view + + + + + + Config_Reset + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + TMR_Rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + TMR_Disable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + ToVote + + out + + 1023 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + FromAVote + + in + + 1023 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + FromBVote + + in + + 1023 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + IO_Addr_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + IO_Read_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + IO_Write_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + IO_Address + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + IO_Byte_Enable + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + IO_Write_Data + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + IO_Read_Data + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + IO_Ready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + UART_Rx + Serial Data In + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UART_Tx + Serial Data Out + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + UART_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT1_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT1_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT2_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT2_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT3_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT3_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT4_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT4_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT1_Enable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + PIT1_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT1_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT2_Enable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + PIT2_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT2_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT3_Enable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + PIT3_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT3_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT4_Enable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + PIT4_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT4_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + GPO1 + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + GPO2 + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + GPO3 + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + GPO4 + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + GPI1 + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + GPI1_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + GPI2 + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + GPI2_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + GPI3 + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + GPI3_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + GPI4 + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + GPI4_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + INTC_Interrupt + Interrupt Inputs + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + INTC_IRQ + Interrupt Request Output + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + INTC_Processor_Ack + Interrupt Acknowledgement Input + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + INTC_Interrupt_Address + Interrupt Vector Address Output + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + INTC_IRQ_OUT + Interrupt Request Output + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + + + C_FAMILY + virtexuplus + + + C_FREQ + 100000000 + + + C_INSTANCE + iomodule + + + C_USE_CONFIG_RESET + 0 + + + C_AVOID_PRIMITIVES + 0 + + + C_TMR + 0 + + + C_USE_TMR_DISABLE + 0 + + + C_HIGHADDR + 0x000000008000FFFF + + + C_BASEADDR + 0x0000000080000000 + + + C_MASK + 0x00000000C0000000 + + + C_IO_HIGHADDR + 0x00000000FFFFFFFF + + + + true + + + + + + C_IO_BASEADDR + 0x00000000C0000000 + + + + true + + + + + + C_IO_MASK + 0x00000000C0000000 + + + + true + + + + + + C_LMB_AWIDTH + 32 + + + C_LMB_DWIDTH + 32 + + + C_USE_IO_BUS + 1 + + + C_USE_UART_RX + 0 + + + C_USE_UART_TX + 0 + + + C_UART_BAUDRATE + 9600 + + + + false + + + + + + C_UART_DATA_BITS + 8 + + + + false + + + + + + C_UART_USE_PARITY + 0 + + + + false + + + + + + C_UART_ODD_PARITY + 0 + + + + false + + + + + + C_UART_RX_INTERRUPT + 0 + + + + false + + + + + + C_UART_TX_INTERRUPT + 0 + + + + false + + + + + + C_UART_ERROR_INTERRUPT + 0 + + + + false + + + + + + C_UART_PROG_BAUDRATE + 0 + + + + false + + + + + + C_USE_FIT1 + 0 + + + C_FIT1_No_CLOCKS + 6216 + + + + false + + + + + + C_FIT1_INTERRUPT + 0 + + + + false + + + + + + C_USE_FIT2 + 0 + + + C_FIT2_No_CLOCKS + 6216 + + + + false + + + + + + C_FIT2_INTERRUPT + 0 + + + + false + + + + + + C_USE_FIT3 + 0 + + + C_FIT3_No_CLOCKS + 6216 + + + + false + + + + + + C_FIT3_INTERRUPT + 0 + + + + false + + + + + + C_USE_FIT4 + 0 + + + C_FIT4_No_CLOCKS + 6216 + + + + false + + + + + + C_FIT4_INTERRUPT + 0 + + + + false + + + + + + C_USE_PIT1 + 0 + + + C_PIT1_SIZE + 32 + + + + false + + + + + + C_PIT1_READABLE + 1 + + + + false + + + + + + C_PIT1_PRESCALER + 0 + + + + false + + + + + + C_PIT1_INTERRUPT + 0 + + + + false + + + + + + C_USE_PIT2 + 0 + + + C_PIT2_SIZE + 32 + + + + false + + + + + + C_PIT2_READABLE + 1 + + + + false + + + + + + C_PIT2_PRESCALER + 0 + + + + false + + + + + + C_PIT2_INTERRUPT + 0 + + + + false + + + + + + C_USE_PIT3 + 0 + + + C_PIT3_SIZE + 32 + + + + false + + + + + + C_PIT3_READABLE + 1 + + + + false + + + + + + C_PIT3_PRESCALER + 0 + + + + false + + + + + + C_PIT3_INTERRUPT + 0 + + + + false + + + + + + C_USE_PIT4 + 0 + + + C_PIT4_SIZE + 32 + + + + false + + + + + + C_PIT4_READABLE + 1 + + + + false + + + + + + C_PIT4_PRESCALER + 0 + + + + false + + + + + + C_PIT4_INTERRUPT + 0 + + + + false + + + + + + C_USE_GPO1 + 0 + + + C_GPO1_SIZE + 32 + + + + false + + + + + + C_GPO1_INIT + 0x00000000 + + + + false + + + + + + C_USE_GPO2 + 0 + + + C_GPO2_SIZE + 32 + + + + false + + + + + + C_GPO2_INIT + 0x00000000 + + + + false + + + + + + C_USE_GPO3 + 0 + + + C_GPO3_SIZE + 32 + + + + false + + + + + + C_GPO3_INIT + 0x00000000 + + + + false + + + + + + C_USE_GPO4 + 0 + + + C_GPO4_SIZE + 32 + + + + false + + + + + + C_GPO4_INIT + 0x00000000 + + + + false + + + + + + C_USE_GPI1 + 0 + + + C_GPI1_SIZE + 32 + + + + false + + + + + + C_GPI1_INTERRUPT + 0 + + + + false + + + + + + C_USE_GPI2 + 0 + + + C_GPI2_SIZE + 32 + + + + false + + + + + + C_GPI2_INTERRUPT + 0 + + + + false + + + + + + C_USE_GPI3 + 0 + + + C_GPI3_SIZE + 32 + + + + false + + + + + + C_GPI3_INTERRUPT + 0 + + + + false + + + + + + C_USE_GPI4 + 0 + + + C_GPI4_SIZE + 32 + + + + false + + + + + + C_GPI4_INTERRUPT + 0 + + + + false + + + + + + C_INTC_USE_EXT_INTR + 0 + + + C_INTC_INTR_SIZE + 1 + + + + false + + + + + + C_INTC_LEVEL_EDGE + 0x0000 + + + + false + + + + + + C_INTC_POSITIVE + 0xFFFF + + + + false + + + + + + C_INTC_HAS_FAST + 1 + + + C_INTC_ADDR_WIDTH + 17 + + + + false + + + + + + C_INTC_BASE_VECTORS + 0x00000000 + + + C_INTC_ASYNC_INTR + 0xFFFF + + + C_INTC_NUM_SYNC_FF + 2 + + + + + + choice_list_6fc15197 + 32 + + + choice_list_ac75ef1e + Custom + + + choice_list_f585525a + 110 + 300 + 1200 + 2400 + 4800 + 9600 + 19200 + 38400 + 57600 + 115200 + 128000 + 230400 + 460800 + 921600 + + + choice_pairs_007f01e9 + 0 + 1 + 2 + 3 + 4 + 5 + 7 + 8 + 9 + + + choice_pairs_4847022f + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 8 + 9 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_5f1e379e + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + 9 + + + choice_pairs_7ba91213 + 0 + 1 + 2 + 3 + + + choice_pairs_d4609148 + 0 + 1 + + + choice_pairs_f0f6eb36 + 0 + 1 + 2 + 3 + 4 + 6 + 7 + 8 + 9 + + + choice_pairs_ffa336e4 + 0 + 1 + + + LMB module which includes plenty of I/O peripherals + + + C_USE_CONFIG_RESET + 0 + + + C_AVOID_PRIMITIVES + 0 + + + C_TMR + Use Triple Modular Redundancy + 0 + + + C_USE_TMR_DISABLE + Activate TMR Disable Input + 0 + + + + false + + + + + + C_FREQ + 100000000 + + + C_INSTANCE + iomodule + + + C_INTC_BASE_VECTORS + MicroBlaze Relocatable Base Vector Value + 0x00000000 + + + C_BASEADDR + I/O Module Register Base Address + 0x0000000080000000 + + + C_HIGHADDR + I/O Module Register High Address + 0x000000008000FFFF + + + C_MASK + I/O Module Register Address Decode Mask + 0x00000000C0000000 + + + C_USE_IO_BUS + Enable IO Bus + 1 + + + C_IO_BASEADDR + I/O Module IO Bus Base Address + 0x00000000C0000000 + + + + true + + + + + + C_IO_HIGHADDR + I/O Module IO Bus High Address + 0x00000000FFFFFFFF + + + + true + + + + + + C_IO_MASK + I/O Module IO Bus Address Decode Mask + 0x00000000C0000000 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_USE_UART_RX + Enable Receiver + 0 + + + C_USE_UART_TX + Enable Transmitter + 0 + + + C_UART_BAUDRATE + Define Baud Rate + 9600 + + + + false + + + + + + C_UART_PROG_BAUDRATE + Programmable Baud Rate + 0 + + + + false + + + + + + C_UART_DATA_BITS + Number of Data Bits + 8 + + + + false + + + + + + C_UART_USE_PARITY + Use Parity + 0 + + + + false + + + + + + C_UART_ODD_PARITY + Even or Odd Parity + 0 + + + + false + + + + + + C_UART_RX_INTERRUPT + Implement Receive Interrupt + 0 + + + + false + + + + + + C_UART_TX_INTERRUPT + Implement Transmit Interrupt + 0 + + + + false + + + + + + C_UART_ERROR_INTERRUPT + Implement Error Interrupt + 0 + + + + false + + + + + + C_USE_FIT1 + Use FIT + 0 + + + C_FIT1_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + true + + + + + + C_FIT1_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_FIT2 + Use FIT + 0 + + + C_FIT2_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + true + + + + + + C_FIT2_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_FIT3 + Use FIT + 0 + + + C_FIT3_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + true + + + + + + C_FIT3_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_FIT4 + Use FIT + 0 + + + C_FIT4_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + true + + + + + + C_FIT4_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_PIT1 + Use PIT + 0 + + + C_PIT1_SIZE + Number of Bits for Timer + 32 + + + + true + + + + + + C_PIT1_READABLE + Shall Counter Value Be Readable + 1 + + + + true + + + + + + C_PIT1_PRESCALER + Define Prescaler + 0 + + + + true + + + + + + C_PIT1_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_PIT2 + Use PIT + 0 + + + C_PIT2_SIZE + Number of Bits for Timer + 32 + + + + true + + + + + + C_PIT2_READABLE + Shall Counter Value Be Readable + 1 + + + + true + + + + + + C_PIT2_PRESCALER + Define Prescaler + 0 + + + + true + + + + + + C_PIT2_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_PIT3 + Use PIT + 0 + + + C_PIT3_SIZE + Number of Bits for Timer + 32 + + + + true + + + + + + C_PIT3_READABLE + Shall Counter Value Be Readable + 1 + + + + true + + + + + + C_PIT3_PRESCALER + Define Prescaler + 0 + + + + true + + + + + + C_PIT3_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_PIT4 + Use PIT + 0 + + + C_PIT4_SIZE + Number of Bits for Timer + 32 + + + + true + + + + + + C_PIT4_READABLE + Shall Counter Value Be Readable + 1 + + + + true + + + + + + C_PIT4_PRESCALER + Define Prescaler + 0 + + + + true + + + + + + C_PIT4_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_GPO1 + Use GPO + 0 + + + C_GPO1_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPO1_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + C_USE_GPO2 + Use GPO + 0 + + + C_GPO2_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPO2_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + C_USE_GPO3 + Use GPO + 0 + + + C_GPO3_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPO3_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + C_USE_GPO4 + Use GPO + 0 + + + C_GPO4_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPO4_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + C_USE_GPI1 + Use GPI + 0 + + + C_GPI1_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPI1_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + C_USE_GPI2 + Use GPI + 0 + + + C_GPI2_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPI2_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + C_USE_GPI3 + Use GPI + 0 + + + C_GPI3_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPI3_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + C_USE_GPI4 + Use GPI + 0 + + + C_GPI4_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPI4_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + C_INTC_HAS_FAST + Use Low-latency Interrupt Handling + 1 + + + C_INTC_USE_EXT_INTR + Use External Interrupts + 0 + + + C_INTC_USE_IRQ_OUT + Use Separate Interrupt Output + 1 + + + C_INTC_IRQ_CONNECTION + Interrupt Output Connection + 0 + + + + false + + + + + + C_INTC_INTR_SIZE + Number of External Inputs + 1 + + + + true + + + + + + C_INTC_LEVEL_EDGE + Level or Edge of External Interrupts + 0x0000 + + + + true + + + + + + C_INTC_POSITIVE + Positive or Negative External Interrupts + 0xFFFF + + + + true + + + + + + C_INTC_ADDR_WIDTH + 17 + + + + true + + + + + + C_INTC_ASYNC_INTR + Interrupts asynchronous + The setting of each bit in this option indicates whether the incoming interrupt is treated as asynchronous or not. 0 = Synchronous, 1 = Asynchronous. + 0xFFFF + + + C_INTC_NUM_SYNC_FF + Number of synchronization flip-flops + Number of synchronization flip-flops used to synchronize asynchronous interupt inputs + 2 + + + Component_Name + bd_9f2c_iomodule_0_0 + + + USE_BOARD_FLOW + Generate Board based IO Constraints + false + + + GPIO1_BOARD_INTERFACE + Custom + + + GPIO2_BOARD_INTERFACE + Custom + + + GPIO3_BOARD_INTERFACE + Custom + + + GPIO4_BOARD_INTERFACE + Custom + + + UART_BOARD_INTERFACE + Custom + + + + + IOModule + 3 + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xci new file mode 100644 index 0000000..fbfdffc --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xci @@ -0,0 +1,113 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_ilmb_0 + + + + 100000000 + 0.000 + 32 + 32 + READ_ONLY + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 1 + 32 + 32 + 2 + 1 + 32 + 32 + 2 + bd_9f2c_ilmb_0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 9 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xml new file mode 100644 index 0000000..5012054 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_2/bd_9f2c_ilmb_0.xml @@ -0,0 +1,3323 @@ + + + xilinx.com + customized_ip + bd_9f2c_ilmb_0 + 1.0 + + + LMB_Sl_0 + LMB_Sl_00 + Local Memory Bus Mirrored Slave interface 0 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 0 + 0 + + + + + + READDBUS + + + Sl_DBus + + 0 + 31 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 0 + 0 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 0 + 0 + + + + + + WAIT + + + Sl_Wait + + 0 + 0 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + LMB_Sl_1 + LMB_Sl_01 + Local Memory Bus Mirrored Slave interface 1 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 1 + 1 + + + + + + READDBUS + + + Sl_DBus + + 32 + 63 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 1 + 1 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 1 + 1 + + + + + + WAIT + + + Sl_Wait + + 1 + 1 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + LMB_Sl_2 + LMB_Sl_02 + Local Memory Bus Mirrored Slave interface 2 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 2 + 2 + + + + + + READDBUS + + + Sl_DBus + + 64 + 95 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 2 + 2 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 2 + 2 + + + + + + WAIT + + + Sl_Wait + + 2 + 2 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_3 + LMB_Sl_03 + Local Memory Bus Mirrored Slave interface 3 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 3 + 3 + + + + + + READDBUS + + + Sl_DBus + + 96 + 127 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 3 + 3 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 3 + 3 + + + + + + WAIT + + + Sl_Wait + + 3 + 3 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_4 + LMB_Sl_04 + Local Memory Bus Mirrored Slave interface 4 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 4 + 4 + + + + + + READDBUS + + + Sl_DBus + + 128 + 159 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 4 + 4 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 4 + 4 + + + + + + WAIT + + + Sl_Wait + + 4 + 4 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_5 + LMB_Sl_05 + Local Memory Bus Mirrored Slave interface 5 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 5 + 5 + + + + + + READDBUS + + + Sl_DBus + + 160 + 191 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 5 + 5 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 5 + 5 + + + + + + WAIT + + + Sl_Wait + + 5 + 5 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_6 + LMB_Sl_06 + Local Memory Bus Mirrored Slave interface 6 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 6 + 6 + + + + + + READDBUS + + + Sl_DBus + + 192 + 223 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 6 + 6 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 6 + 6 + + + + + + WAIT + + + Sl_Wait + + 6 + 6 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_7 + LMB_Sl_07 + Local Memory Bus Mirrored Slave interface 7 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 7 + 7 + + + + + + READDBUS + + + Sl_DBus + + 224 + 255 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 7 + 7 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 7 + 7 + + + + + + WAIT + + + Sl_Wait + + 7 + 7 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_8 + LMB_Sl_08 + Local Memory Bus Mirrored Slave interface 8 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 8 + 8 + + + + + + READDBUS + + + Sl_DBus + + 256 + 287 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 8 + 8 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 8 + 8 + + + + + + WAIT + + + Sl_Wait + + 8 + 8 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_9 + LMB_Sl_09 + Local Memory Bus Mirrored Slave interface 9 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 9 + 9 + + + + + + READDBUS + + + Sl_DBus + + 288 + 319 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 9 + 9 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 9 + 9 + + + + + + WAIT + + + Sl_Wait + + 9 + 9 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_10 + LMB_Sl_10 + Local Memory Bus Mirrored Slave interface 10 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 10 + 10 + + + + + + READDBUS + + + Sl_DBus + + 320 + 351 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 10 + 10 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 10 + 10 + + + + + + WAIT + + + Sl_Wait + + 10 + 10 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_11 + LMB_Sl_11 + Local Memory Bus Mirrored Slave interface 11 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 11 + 11 + + + + + + READDBUS + + + Sl_DBus + + 352 + 383 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 11 + 11 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 11 + 11 + + + + + + WAIT + + + Sl_Wait + + 11 + 11 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_12 + LMB_Sl_12 + Local Memory Bus Mirrored Slave interface 12 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 12 + 12 + + + + + + READDBUS + + + Sl_DBus + + 384 + 415 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 12 + 12 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 12 + 12 + + + + + + WAIT + + + Sl_Wait + + 12 + 12 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_13 + LMB_Sl_13 + Local Memory Bus Mirrored Slave interface 13 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 13 + 13 + + + + + + READDBUS + + + Sl_DBus + + 416 + 447 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 13 + 13 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 13 + 13 + + + + + + WAIT + + + Sl_Wait + + 13 + 13 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_14 + LMB_Sl_14 + Local Memory Bus Mirrored Slave interface 14 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 14 + 14 + + + + + + READDBUS + + + Sl_DBus + + 448 + 479 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 14 + 14 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 14 + 14 + + + + + + WAIT + + + Sl_Wait + + 14 + 14 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_15 + LMB_Sl_15 + Local Memory Bus Mirrored Slave interface 15 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 15 + 15 + + + + + + READDBUS + + + Sl_DBus + + 480 + 511 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 15 + 15 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 15 + 15 + + + + + + WAIT + + + Sl_Wait + + 15 + 15 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_M + LMB_M + Local Memory Bus Mirrored Master interface + + + + + + + ABUS + + + M_ABus + + + + + ADDRSTROBE + + + M_AddrStrobe + + + + + BE + + + M_BE + + + + + CE + + + LMB_CE + + + + + READDBUS + + + LMB_ReadDBus + + + + + READSTROBE + + + M_ReadStrobe + + + + + READY + + + LMB_Ready + + + + + RST + + + LMB_Rst + + + + + UE + + + LMB_UE + + + + + WAIT + + + LMB_Wait + + + + + WRITEDBUS + + + M_DBus + + + + + WRITESTROBE + + + M_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_ONLY + + + none + + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + LMB_Sl_0:LMB_Sl_1:LMB_Sl_2:LMB_Sl_3:LMB_Sl_4:LMB_Sl_5:LMB_Sl_6:LMB_Sl_7:LMB_Sl_8:LMB_Sl_9:LMB_Sl_10:LMB_Sl_11:LMB_Sl_12:LMB_Sl_13:LMB_Sl_14:LMB_Sl_15:LMB_M + + + ASSOCIATED_RESET + SYS_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.SYS_Rst + SYS_Rst + Reset + + + + + + + RST + + + SYS_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + + + LMB_Channel + LMB_M + LMB_Sl_0 + LMB_Sl_1 + LMB_Sl_2 + LMB_Sl_3 + LMB_Sl_4 + LMB_Sl_5 + LMB_Sl_6 + LMB_Sl_7 + LMB_Sl_8 + LMB_Sl_9 + LMB_Sl_10 + LMB_Sl_11 + LMB_Sl_12 + LMB_Sl_13 + LMB_Sl_14 + LMB_Sl_15 + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + + + SYS_Rst + + in + + + std_logic + dummy_view + + + + + + LMB_Rst + + out + + + std_logic + dummy_view + + + + + + M_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + M_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + M_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + M_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + M_DBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + M_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + in + + 0 + 63 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + + + Sl_Wait + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_UE + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_CE + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_ABus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_ReadStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_AddrStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_ReadDBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_Ready + + out + + + std_logic + dummy_view + + + + + + LMB_Wait + + out + + + std_logic + dummy_view + + + + + + LMB_UE + + out + + + std_logic + dummy_view + + + + + + LMB_CE + + out + + + std_logic + dummy_view + + + + + + LMB_BE + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + + + C_LMB_NUM_SLAVES + LMB Number of Slaves + 2 + + + C_LMB_DWIDTH + C Lmb Dwidth + 32 + + + C_LMB_AWIDTH + C Lmb Awidth + 32 + + + C_EXT_RESET_HIGH + C Ext Reset High + 1 + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_4873554b + 0 + 1 + + + The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM + + + C_LMB_DWIDTH + C Lmb Dwidth + 32 + + + + true + + + + + + C_LMB_AWIDTH + C Lmb Awidth + 32 + + + + true + + + + + + C_EXT_RESET_HIGH + C Ext Reset High + 1 + + + + true + + + + + + C_LMB_NUM_SLAVES + LMB Number of Slaves + 2 + + + + true + + + + + + Component_Name + bd_9f2c_ilmb_0 + + + + + Local Memory Bus (LMB) 1.0 + 9 + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xci new file mode 100644 index 0000000..1af2a9b --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xci @@ -0,0 +1,115 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_dlmb_0 + + + + 100000000 + 0.000 + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 1 + 32 + 32 + 3 + 1 + 32 + 32 + 3 + bd_9f2c_dlmb_0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 9 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xml new file mode 100644 index 0000000..2c3cba9 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_3/bd_9f2c_dlmb_0.xml @@ -0,0 +1,3325 @@ + + + xilinx.com + customized_ip + bd_9f2c_dlmb_0 + 1.0 + + + LMB_Sl_0 + LMB_Sl_00 + Local Memory Bus Mirrored Slave interface 0 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 0 + 0 + + + + + + READDBUS + + + Sl_DBus + + 0 + 31 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 0 + 0 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 0 + 0 + + + + + + WAIT + + + Sl_Wait + + 0 + 0 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + LMB_Sl_1 + LMB_Sl_01 + Local Memory Bus Mirrored Slave interface 1 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 1 + 1 + + + + + + READDBUS + + + Sl_DBus + + 32 + 63 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 1 + 1 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 1 + 1 + + + + + + WAIT + + + Sl_Wait + + 1 + 1 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + LMB_Sl_2 + LMB_Sl_02 + Local Memory Bus Mirrored Slave interface 2 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 2 + 2 + + + + + + READDBUS + + + Sl_DBus + + 64 + 95 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 2 + 2 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 2 + 2 + + + + + + WAIT + + + Sl_Wait + + 2 + 2 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + LMB_Sl_3 + LMB_Sl_03 + Local Memory Bus Mirrored Slave interface 3 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 3 + 3 + + + + + + READDBUS + + + Sl_DBus + + 96 + 127 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 3 + 3 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 3 + 3 + + + + + + WAIT + + + Sl_Wait + + 3 + 3 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_4 + LMB_Sl_04 + Local Memory Bus Mirrored Slave interface 4 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 4 + 4 + + + + + + READDBUS + + + Sl_DBus + + 128 + 159 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 4 + 4 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 4 + 4 + + + + + + WAIT + + + Sl_Wait + + 4 + 4 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_5 + LMB_Sl_05 + Local Memory Bus Mirrored Slave interface 5 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 5 + 5 + + + + + + READDBUS + + + Sl_DBus + + 160 + 191 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 5 + 5 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 5 + 5 + + + + + + WAIT + + + Sl_Wait + + 5 + 5 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_6 + LMB_Sl_06 + Local Memory Bus Mirrored Slave interface 6 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 6 + 6 + + + + + + READDBUS + + + Sl_DBus + + 192 + 223 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 6 + 6 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 6 + 6 + + + + + + WAIT + + + Sl_Wait + + 6 + 6 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_7 + LMB_Sl_07 + Local Memory Bus Mirrored Slave interface 7 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 7 + 7 + + + + + + READDBUS + + + Sl_DBus + + 224 + 255 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 7 + 7 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 7 + 7 + + + + + + WAIT + + + Sl_Wait + + 7 + 7 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_8 + LMB_Sl_08 + Local Memory Bus Mirrored Slave interface 8 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 8 + 8 + + + + + + READDBUS + + + Sl_DBus + + 256 + 287 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 8 + 8 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 8 + 8 + + + + + + WAIT + + + Sl_Wait + + 8 + 8 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_9 + LMB_Sl_09 + Local Memory Bus Mirrored Slave interface 9 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 9 + 9 + + + + + + READDBUS + + + Sl_DBus + + 288 + 319 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 9 + 9 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 9 + 9 + + + + + + WAIT + + + Sl_Wait + + 9 + 9 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_10 + LMB_Sl_10 + Local Memory Bus Mirrored Slave interface 10 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 10 + 10 + + + + + + READDBUS + + + Sl_DBus + + 320 + 351 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 10 + 10 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 10 + 10 + + + + + + WAIT + + + Sl_Wait + + 10 + 10 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_11 + LMB_Sl_11 + Local Memory Bus Mirrored Slave interface 11 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 11 + 11 + + + + + + READDBUS + + + Sl_DBus + + 352 + 383 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 11 + 11 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 11 + 11 + + + + + + WAIT + + + Sl_Wait + + 11 + 11 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_12 + LMB_Sl_12 + Local Memory Bus Mirrored Slave interface 12 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 12 + 12 + + + + + + READDBUS + + + Sl_DBus + + 384 + 415 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 12 + 12 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 12 + 12 + + + + + + WAIT + + + Sl_Wait + + 12 + 12 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_13 + LMB_Sl_13 + Local Memory Bus Mirrored Slave interface 13 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 13 + 13 + + + + + + READDBUS + + + Sl_DBus + + 416 + 447 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 13 + 13 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 13 + 13 + + + + + + WAIT + + + Sl_Wait + + 13 + 13 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_14 + LMB_Sl_14 + Local Memory Bus Mirrored Slave interface 14 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 14 + 14 + + + + + + READDBUS + + + Sl_DBus + + 448 + 479 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 14 + 14 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 14 + 14 + + + + + + WAIT + + + Sl_Wait + + 14 + 14 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_15 + LMB_Sl_15 + Local Memory Bus Mirrored Slave interface 15 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 15 + 15 + + + + + + READDBUS + + + Sl_DBus + + 480 + 511 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 15 + 15 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 15 + 15 + + + + + + WAIT + + + Sl_Wait + + 15 + 15 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_M + LMB_M + Local Memory Bus Mirrored Master interface + + + + + + + ABUS + + + M_ABus + + + + + ADDRSTROBE + + + M_AddrStrobe + + + + + BE + + + M_BE + + + + + CE + + + LMB_CE + + + + + READDBUS + + + LMB_ReadDBus + + + + + READSTROBE + + + M_ReadStrobe + + + + + READY + + + LMB_Ready + + + + + RST + + + LMB_Rst + + + + + UE + + + LMB_UE + + + + + WAIT + + + LMB_Wait + + + + + WRITEDBUS + + + M_DBus + + + + + WRITESTROBE + + + M_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + LMB_Sl_0:LMB_Sl_1:LMB_Sl_2:LMB_Sl_3:LMB_Sl_4:LMB_Sl_5:LMB_Sl_6:LMB_Sl_7:LMB_Sl_8:LMB_Sl_9:LMB_Sl_10:LMB_Sl_11:LMB_Sl_12:LMB_Sl_13:LMB_Sl_14:LMB_Sl_15:LMB_M + + + ASSOCIATED_RESET + SYS_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.SYS_Rst + SYS_Rst + Reset + + + + + + + RST + + + SYS_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + + + LMB_Channel + LMB_M + LMB_Sl_0 + LMB_Sl_1 + LMB_Sl_2 + LMB_Sl_3 + LMB_Sl_4 + LMB_Sl_5 + LMB_Sl_6 + LMB_Sl_7 + LMB_Sl_8 + LMB_Sl_9 + LMB_Sl_10 + LMB_Sl_11 + LMB_Sl_12 + LMB_Sl_13 + LMB_Sl_14 + LMB_Sl_15 + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + + + SYS_Rst + + in + + + std_logic + dummy_view + + + + + + LMB_Rst + + out + + + std_logic + dummy_view + + + + + + M_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + M_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + M_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + M_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + M_DBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + M_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + in + + 0 + 95 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + in + + 0 + 2 + + + + std_logic_vector + dummy_view + + + + + + Sl_Wait + + in + + 0 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_UE + + in + + 0 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_CE + + in + + 0 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_ABus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_ReadStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_AddrStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_ReadDBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_Ready + + out + + + std_logic + dummy_view + + + + + + LMB_Wait + + out + + + std_logic + dummy_view + + + + + + LMB_UE + + out + + + std_logic + dummy_view + + + + + + LMB_CE + + out + + + std_logic + dummy_view + + + + + + LMB_BE + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + + + C_LMB_NUM_SLAVES + LMB Number of Slaves + 3 + + + C_LMB_DWIDTH + C Lmb Dwidth + 32 + + + C_LMB_AWIDTH + C Lmb Awidth + 32 + + + C_EXT_RESET_HIGH + C Ext Reset High + 1 + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_4873554b + 0 + 1 + + + The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM + + + C_LMB_DWIDTH + C Lmb Dwidth + 32 + + + + true + + + + + + C_LMB_AWIDTH + C Lmb Awidth + 32 + + + + true + + + + + + C_EXT_RESET_HIGH + C Ext Reset High + 1 + + + + true + + + + + + C_LMB_NUM_SLAVES + LMB Number of Slaves + 3 + + + + true + + + + + + Component_Name + bd_9f2c_dlmb_0 + + + + + Local Memory Bus (LMB) 1.0 + 9 + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xci new file mode 100644 index 0000000..8b47f4b --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xci @@ -0,0 +1,152 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_dlmb_cntlr_0 + + + NONE + 65536 + 32 + + + 100000000 + 0.000 + + 100000000 + 0.000 + 1 + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 0x0000000000000000 + 32 + 0 + 0 + 0 + 0 + 1 + 0 + virtexuplus + 0 + 0x000000000000FFFF + 0 + 32 + 32 + 0x00000000C0010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 32 + 32 + 0 + 2 + 0x0000000000000000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0x000000000000FFFF + 0 + 32 + 32 + 0x00000000C0010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 100000000 + 32 + 32 + AXI4LITE + 0 + 2 + bd_9f2c_dlmb_cntlr_0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 15 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xml new file mode 100644 index 0000000..7ebe875 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_4/bd_9f2c_dlmb_cntlr_0.xml @@ -0,0 +1,3874 @@ + + + xilinx.com + customized_ip + bd_9f2c_dlmb_cntlr_0 + 1.0 + + + INTERRUPT.INTERRUPT + Interrupt + Interrupt output + + + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + SUGGESTED_PRIORITY + HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + SLMB + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + SLMB1 + SLMB1 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB1_ABus + + + + + ADDRSTROBE + + + LMB1_AddrStrobe + + + + + BE + + + LMB1_BE + + + + + CE + + + Sl1_CE + + + + + READDBUS + + + Sl1_DBus + + + + + READSTROBE + + + LMB1_ReadStrobe + + + + + READY + + + Sl1_Ready + + + + + UE + + + Sl1_UE + + + + + WAIT + + + Sl1_Wait + + + + + WRITEDBUS + + + LMB1_WriteDBus + + + + + WRITESTROBE + + + LMB1_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB2 + SLMB2 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB2_ABus + + + + + ADDRSTROBE + + + LMB2_AddrStrobe + + + + + BE + + + LMB2_BE + + + + + CE + + + Sl2_CE + + + + + READDBUS + + + Sl2_DBus + + + + + READSTROBE + + + LMB2_ReadStrobe + + + + + READY + + + Sl2_Ready + + + + + UE + + + Sl2_UE + + + + + WAIT + + + Sl2_Wait + + + + + WRITEDBUS + + + LMB2_WriteDBus + + + + + WRITESTROBE + + + LMB2_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB3 + SLMB3 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB3_ABus + + + + + ADDRSTROBE + + + LMB3_AddrStrobe + + + + + BE + + + LMB3_BE + + + + + CE + + + Sl3_CE + + + + + READDBUS + + + Sl3_DBus + + + + + READSTROBE + + + LMB3_ReadStrobe + + + + + READY + + + Sl3_Ready + + + + + UE + + + Sl3_UE + + + + + WAIT + + + Sl3_Wait + + + + + WRITEDBUS + + + LMB3_WriteDBus + + + + + WRITESTROBE + + + LMB3_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + BRAM_PORT + BRAM_PORT + Data Processor Local Bus + + + + + + + ADDR + + + BRAM_Addr_A + + + + + CLK + + + BRAM_Clk_A + + + + + DIN + + + BRAM_Dout_A + + + + + DOUT + + + BRAM_Din_A + + + + + EN + + + BRAM_EN_A + + + + + RST + + + BRAM_Rst_A + + + + + WE + + + BRAM_WEN_A + + + + + + MEM_SIZE + 65536 + + + MASTER_TYPE + BRAM_CTRL + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + S_AXI_CTRL + S_AXI_CTRL + Slave AXI4Lite Control + + + + + + + + + ARADDR + + + S_AXI_CTRL_ARADDR + + + + + ARREADY + + + S_AXI_CTRL_ARREADY + + + + + ARVALID + + + S_AXI_CTRL_ARVALID + + + + + AWADDR + + + S_AXI_CTRL_AWADDR + + + + + AWREADY + + + S_AXI_CTRL_AWREADY + + + + + AWVALID + + + S_AXI_CTRL_AWVALID + + + + + BREADY + + + S_AXI_CTRL_BREADY + + + + + BRESP + + + S_AXI_CTRL_BRESP + + + + + BVALID + + + S_AXI_CTRL_BVALID + + + + + RDATA + + + S_AXI_CTRL_RDATA + + + + + RREADY + + + S_AXI_CTRL_RREADY + + + + + RRESP + + + S_AXI_CTRL_RRESP + + + + + RVALID + + + S_AXI_CTRL_RVALID + + + + + WDATA + + + S_AXI_CTRL_WDATA + + + + + WREADY + + + S_AXI_CTRL_WREADY + + + + + WSTRB + + + S_AXI_CTRL_WSTRB + + + + + WVALID + + + S_AXI_CTRL_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + SLMB:SLMB1:SLMB2:SLMB3 + + + ASSOCIATED_RESET + LMB_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.LMB_Rst + Reset + Reset + + + + + + + RST + + + LMB_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + CLK.S_AXI_CTRL_ACLK + S_AXI_CTRL_ACLK + Slave AXI4Lite Control Clock Input + + + + + + + CLK + + + S_AXI_CTRL_ACLK + + + + + + ASSOCIATED_BUSIF + S_AXI_CTRL + + + ASSOCIATED_RESET + S_AXI_CTRL_ARESETN + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.S_AXI_CTRL_ARESETN + S_AXI_CTRL_ARESETN + Slave AXI4Lite Control Reset Input + + + + + + + RST + + + S_AXI_CTRL_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + + + + + SLMB + SLMB memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB1 + SLMB1 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB2 + SLMB2 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB3 + SLMB3 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + S_AXI_CTRL + S_AXI_CTRL memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + ECC Status + ECC Status Register + ECC Status Register + 0x0 + 2 + true + read-write + + 0x0 + + + UE Status + UE Status + Indicates if an uncorrectable error has occurred: + 0 - No uncorrectable error occurred. + 1 - Uncorrectable error occurred, cleared when 1 is written. + + 0 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + CE Status + CE Status + Indicates if a correctable error has occurred: + 0 - No correctable error occurred. + 1 - Correctable error occurred, cleared when 1 is written. + + 1 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + ECC EN IRQ + ECC Interrupt Enable Register + ECC Interrupt Enable Register + 0x4 + 2 + true + read-write + + 0x0 + + + UE EN IRQ + UE Enable Interrupt + Determines effect of ECC Status Register UE bit: + 0 - UE bit is not propagated to interrupt signal. + 1 - UE bit is propagated to interrupt signal. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + CE EN IRQ + CE Enable Interrupt + Determines effect of ECC Status Register CE bit: + 0 - CE bit is not propagated to interrupt signal. + 1 - CE bit is propagated to interrupt signal. + + 1 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + ECC ONOFF + ECC On/Off Register + ECC On/Off Register + 0x8 + 1 + true + read-write + + 1 + + + ON OFF + On/Off + Determines if ECC checking is enabled: + 0 - ECC checking is disabled. + 1 - ECC checking is enabled. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE CNT + Correctable Error Counter Register + Correctable Error Counter Register + 0xC + 1 + true + read-write + + 0 + + + CE CNT + Correctable Error Count + Holds number of correctable errors encountered. + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE FFD + Correctable Error First Failing Data Register + Correctable Error First Failing Data Register + 0x100 + 32 + true + read-only + + 0 + + + CE FFD + Correctable Error First Failing Data + Data of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFE + Correctable Error First Failing ECC Register + Correctable Error First Failing ECC Register + 0x180 + 7 + true + read-only + + 0 + + + CE FFE + Correctable Error First Failing ECC + ECC of the first occurrence of a correctable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFA + Correctable Error First Failing Address Register + Correctable Error First Failing Address Register + 0x1C0 + 32 + true + read-only + + 0 + + + CE FFA + Correctable Error First Failing Address + Address of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFD + Uncorrectable Error First Failing Data Register + Uncorrectable Error First Failing Data Register + 0x200 + 32 + true + read-only + + 0 + + + UE FFD + Uncorrectable Error First Failing Data + Data of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFE + Uncorrectable Error First Failing ECC Register + Uncorrectable Error First Failing ECC Register + 0x280 + 7 + true + read-only + + 0 + + + UE FFE + Uncorrectable Error First Failing ECC + ECC of the first occurrence of an uncorrectable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFA + Uncorrectable Error First Failing Address Register + Uncorrectable Error First Failing Address Register + 0x2C0 + 32 + true + read-only + + 0 + + + UE FFA + Uncorrectable Error First Failing Address + Address of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + FI D + Fault Inject Data Register + Fault Inject Data Register + 0x300 + 32 + true + write-only + + 0 + + + FI D + Fault Inject Data + Bits set to 1 toggle the bits of next data word written. + 0 + 32 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + FI ECC + Fault Inject ECC Register + Fault Inject ECC Register + 0x380 + 7 + true + write-only + + 0 + + + FI ECC + Fault Inject ECC + Bits set to 1 toggle the bits of next ECC written. + 0 + 7 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_Rst + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + LMB1_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl1_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl1_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB2_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl2_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl2_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB3_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl3_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl3_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + BRAM_Rst_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Clk_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Addr_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_EN_A + + out + + + std_logic + dummy_view + + + + + + BRAM_WEN_A + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Dout_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Din_A + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + S_AXI_CTRL_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WSTRB + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_HIGHADDR + LMB BRAM High Address + 0x000000000000FFFF + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000000000 + + + C_NUM_LMB + Number of LMB Ports + 1 + + + C_MASK + SLMB Address Decode Mask + 0x00000000C0010000 + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_ECC + Error Correction Code + 0 + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_BRAM_AWIDTH + BRAM Address Bus Width + 32 + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + false + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + false + + + + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_449ac0d2 + 0 + 1 + 2 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_8d6e70ff + 0 + 2 + + + Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000000000 + + + + true + + + + + + C_HIGHADDR + LMB BRAM High Address + 0x000000000000FFFF + + + + true + + + + + + C_MASK + SLMB Address Decode Mask + 0x00000000C0010000 + + + + true + + + + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_NUM_LMB + Number of LMB Ports + 1 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + + true + + + + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + + true + + + + + + C_ECC + Error Correction Code + 0 + + + + true + + + + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_S_AXI_CTRL_ACLK_FREQ_HZ + S_AXI_CTRL Clock Frequency + 100000000 + + + + false + + + + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_PROTOCOL + S_AXI_CTRL Protocol + AXI4LITE + + + + false + + + + + + Component_Name + bd_9f2c_dlmb_cntlr_0 + + + + + LMB BRAM Controller + 15 + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xci new file mode 100644 index 0000000..736c50f --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xci @@ -0,0 +1,152 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_ilmb_cntlr_0 + + + NONE + 65536 + 32 + + + 100000000 + 0.000 + + 100000000 + 0.000 + 1 + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 0x0000000000000000 + 32 + 0 + 0 + 0 + 0 + 1 + 0 + virtexuplus + 0 + 0x000000000000FFFF + 0 + 32 + 32 + 0x0000000080010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 32 + 32 + 0 + 2 + 0x0000000000000000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0x000000000000FFFF + 0 + 32 + 32 + 0x0000000080010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 100000000 + 32 + 32 + AXI4LITE + 0 + 2 + bd_9f2c_ilmb_cntlr_0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 15 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xml new file mode 100644 index 0000000..901e1aa --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_5/bd_9f2c_ilmb_cntlr_0.xml @@ -0,0 +1,3874 @@ + + + xilinx.com + customized_ip + bd_9f2c_ilmb_cntlr_0 + 1.0 + + + INTERRUPT.INTERRUPT + Interrupt + Interrupt output + + + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + SUGGESTED_PRIORITY + HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + SLMB + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + SLMB1 + SLMB1 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB1_ABus + + + + + ADDRSTROBE + + + LMB1_AddrStrobe + + + + + BE + + + LMB1_BE + + + + + CE + + + Sl1_CE + + + + + READDBUS + + + Sl1_DBus + + + + + READSTROBE + + + LMB1_ReadStrobe + + + + + READY + + + Sl1_Ready + + + + + UE + + + Sl1_UE + + + + + WAIT + + + Sl1_Wait + + + + + WRITEDBUS + + + LMB1_WriteDBus + + + + + WRITESTROBE + + + LMB1_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB2 + SLMB2 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB2_ABus + + + + + ADDRSTROBE + + + LMB2_AddrStrobe + + + + + BE + + + LMB2_BE + + + + + CE + + + Sl2_CE + + + + + READDBUS + + + Sl2_DBus + + + + + READSTROBE + + + LMB2_ReadStrobe + + + + + READY + + + Sl2_Ready + + + + + UE + + + Sl2_UE + + + + + WAIT + + + Sl2_Wait + + + + + WRITEDBUS + + + LMB2_WriteDBus + + + + + WRITESTROBE + + + LMB2_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB3 + SLMB3 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB3_ABus + + + + + ADDRSTROBE + + + LMB3_AddrStrobe + + + + + BE + + + LMB3_BE + + + + + CE + + + Sl3_CE + + + + + READDBUS + + + Sl3_DBus + + + + + READSTROBE + + + LMB3_ReadStrobe + + + + + READY + + + Sl3_Ready + + + + + UE + + + Sl3_UE + + + + + WAIT + + + Sl3_Wait + + + + + WRITEDBUS + + + LMB3_WriteDBus + + + + + WRITESTROBE + + + LMB3_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + BRAM_PORT + BRAM_PORT + Data Processor Local Bus + + + + + + + ADDR + + + BRAM_Addr_A + + + + + CLK + + + BRAM_Clk_A + + + + + DIN + + + BRAM_Dout_A + + + + + DOUT + + + BRAM_Din_A + + + + + EN + + + BRAM_EN_A + + + + + RST + + + BRAM_Rst_A + + + + + WE + + + BRAM_WEN_A + + + + + + MEM_SIZE + 65536 + + + MASTER_TYPE + BRAM_CTRL + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + S_AXI_CTRL + S_AXI_CTRL + Slave AXI4Lite Control + + + + + + + + + ARADDR + + + S_AXI_CTRL_ARADDR + + + + + ARREADY + + + S_AXI_CTRL_ARREADY + + + + + ARVALID + + + S_AXI_CTRL_ARVALID + + + + + AWADDR + + + S_AXI_CTRL_AWADDR + + + + + AWREADY + + + S_AXI_CTRL_AWREADY + + + + + AWVALID + + + S_AXI_CTRL_AWVALID + + + + + BREADY + + + S_AXI_CTRL_BREADY + + + + + BRESP + + + S_AXI_CTRL_BRESP + + + + + BVALID + + + S_AXI_CTRL_BVALID + + + + + RDATA + + + S_AXI_CTRL_RDATA + + + + + RREADY + + + S_AXI_CTRL_RREADY + + + + + RRESP + + + S_AXI_CTRL_RRESP + + + + + RVALID + + + S_AXI_CTRL_RVALID + + + + + WDATA + + + S_AXI_CTRL_WDATA + + + + + WREADY + + + S_AXI_CTRL_WREADY + + + + + WSTRB + + + S_AXI_CTRL_WSTRB + + + + + WVALID + + + S_AXI_CTRL_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + SLMB:SLMB1:SLMB2:SLMB3 + + + ASSOCIATED_RESET + LMB_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.LMB_Rst + Reset + Reset + + + + + + + RST + + + LMB_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + CLK.S_AXI_CTRL_ACLK + S_AXI_CTRL_ACLK + Slave AXI4Lite Control Clock Input + + + + + + + CLK + + + S_AXI_CTRL_ACLK + + + + + + ASSOCIATED_BUSIF + S_AXI_CTRL + + + ASSOCIATED_RESET + S_AXI_CTRL_ARESETN + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.S_AXI_CTRL_ARESETN + S_AXI_CTRL_ARESETN + Slave AXI4Lite Control Reset Input + + + + + + + RST + + + S_AXI_CTRL_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + + + + + SLMB + SLMB memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB1 + SLMB1 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB2 + SLMB2 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB3 + SLMB3 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + S_AXI_CTRL + S_AXI_CTRL memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + ECC Status + ECC Status Register + ECC Status Register + 0x0 + 2 + true + read-write + + 0x0 + + + UE Status + UE Status + Indicates if an uncorrectable error has occurred: + 0 - No uncorrectable error occurred. + 1 - Uncorrectable error occurred, cleared when 1 is written. + + 0 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + CE Status + CE Status + Indicates if a correctable error has occurred: + 0 - No correctable error occurred. + 1 - Correctable error occurred, cleared when 1 is written. + + 1 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + ECC EN IRQ + ECC Interrupt Enable Register + ECC Interrupt Enable Register + 0x4 + 2 + true + read-write + + 0x0 + + + UE EN IRQ + UE Enable Interrupt + Determines effect of ECC Status Register UE bit: + 0 - UE bit is not propagated to interrupt signal. + 1 - UE bit is propagated to interrupt signal. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + CE EN IRQ + CE Enable Interrupt + Determines effect of ECC Status Register CE bit: + 0 - CE bit is not propagated to interrupt signal. + 1 - CE bit is propagated to interrupt signal. + + 1 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + ECC ONOFF + ECC On/Off Register + ECC On/Off Register + 0x8 + 1 + true + read-write + + 1 + + + ON OFF + On/Off + Determines if ECC checking is enabled: + 0 - ECC checking is disabled. + 1 - ECC checking is enabled. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE CNT + Correctable Error Counter Register + Correctable Error Counter Register + 0xC + 1 + true + read-write + + 0 + + + CE CNT + Correctable Error Count + Holds number of correctable errors encountered. + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE FFD + Correctable Error First Failing Data Register + Correctable Error First Failing Data Register + 0x100 + 32 + true + read-only + + 0 + + + CE FFD + Correctable Error First Failing Data + Data of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFE + Correctable Error First Failing ECC Register + Correctable Error First Failing ECC Register + 0x180 + 7 + true + read-only + + 0 + + + CE FFE + Correctable Error First Failing ECC + ECC of the first occurrence of a correctable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFA + Correctable Error First Failing Address Register + Correctable Error First Failing Address Register + 0x1C0 + 32 + true + read-only + + 0 + + + CE FFA + Correctable Error First Failing Address + Address of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFD + Uncorrectable Error First Failing Data Register + Uncorrectable Error First Failing Data Register + 0x200 + 32 + true + read-only + + 0 + + + UE FFD + Uncorrectable Error First Failing Data + Data of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFE + Uncorrectable Error First Failing ECC Register + Uncorrectable Error First Failing ECC Register + 0x280 + 7 + true + read-only + + 0 + + + UE FFE + Uncorrectable Error First Failing ECC + ECC of the first occurrence of an uncorrectable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFA + Uncorrectable Error First Failing Address Register + Uncorrectable Error First Failing Address Register + 0x2C0 + 32 + true + read-only + + 0 + + + UE FFA + Uncorrectable Error First Failing Address + Address of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + FI D + Fault Inject Data Register + Fault Inject Data Register + 0x300 + 32 + true + write-only + + 0 + + + FI D + Fault Inject Data + Bits set to 1 toggle the bits of next data word written. + 0 + 32 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + FI ECC + Fault Inject ECC Register + Fault Inject ECC Register + 0x380 + 7 + true + write-only + + 0 + + + FI ECC + Fault Inject ECC + Bits set to 1 toggle the bits of next ECC written. + 0 + 7 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_Rst + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + LMB1_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl1_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl1_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB2_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl2_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl2_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB3_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl3_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl3_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + BRAM_Rst_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Clk_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Addr_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_EN_A + + out + + + std_logic + dummy_view + + + + + + BRAM_WEN_A + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Dout_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Din_A + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + S_AXI_CTRL_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WSTRB + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_HIGHADDR + LMB BRAM High Address + 0x000000000000FFFF + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000000000 + + + C_NUM_LMB + Number of LMB Ports + 1 + + + C_MASK + SLMB Address Decode Mask + 0x0000000080010000 + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_ECC + Error Correction Code + 0 + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_BRAM_AWIDTH + BRAM Address Bus Width + 32 + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + false + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + false + + + + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_449ac0d2 + 0 + 1 + 2 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_8d6e70ff + 0 + 2 + + + Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000000000 + + + + true + + + + + + C_HIGHADDR + LMB BRAM High Address + 0x000000000000FFFF + + + + true + + + + + + C_MASK + SLMB Address Decode Mask + 0x0000000080010000 + + + + true + + + + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_NUM_LMB + Number of LMB Ports + 1 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + + true + + + + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + + true + + + + + + C_ECC + Error Correction Code + 0 + + + + true + + + + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_S_AXI_CTRL_ACLK_FREQ_HZ + S_AXI_CTRL Clock Frequency + 100000000 + + + + false + + + + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_PROTOCOL + S_AXI_CTRL Protocol + AXI4LITE + + + + false + + + + + + Component_Name + bd_9f2c_ilmb_cntlr_0 + + + + + LMB BRAM Controller + 15 + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xci new file mode 100644 index 0000000..e49dbab --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xci @@ -0,0 +1,275 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_lmb_bram_I_0 + + + 4096 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + BRAM_CTRL + NONE + 65536 + 32 + READ_WRITE + BRAM_CTRL + NONE + 65536 + 32 + READ_WRITE + + 100000000 + 0.000 + 32 + 32 + 1 + 4 + 0 + 1 + 8 + 0 + 0 + 16 + NONE + 0 + 0 + 0 + ./ + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + Estimated Power for IP : 19.660986 mW + virtexuplus + 0 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 0 + 0 + bd_9f2c_lmb_bram_I_0.mem + no_coe_file_loaded + 0 + 0 + 2 + 0 + 1 + 16384 + 16384 + 32 + 32 + 0 + 0 + CE + CE + ALL + 1 + 1 + 1 + 0 + 0 + 0 + 0 + 4 + 4 + 16384 + 16384 + WRITE_FIRST + WRITE_FIRST + 32 + 32 + virtexuplus + 4 + Memory_Slave + AXI4_Full + false + Minimum_Area + false + 8 + NONE + no_coe_file_loaded + ALL + bd_9f2c_lmb_bram_I_0 + false + false + false + false + false + true + false + false + true + Use_ENA_Pin + Use_ENB_Pin + Single_Bit_Error_Injection + false + Native + false + bd_9f2c_lmb_bram_I_0.mem + True_Dual_Port_RAM + WRITE_FIRST + WRITE_FIRST + 0 + 0 + BRAM + 0 + 100 + 100 + 50 + 100 + 100 + 50 + 8kx2 + false + false + 32 + 32 + false + false + false + false + 0 + false + false + CE + CE + SYNC + false + true + false + false + false + true + true + 16384 + 32 + 32 + No_ECC + false + false + false + BRAM_Controller + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 1 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xml new file mode 100644 index 0000000..e5b972f --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_6/bd_9f2c_lmb_bram_I_0.xml @@ -0,0 +1,4056 @@ + + + xilinx.com + customized_ip + bd_9f2c_lmb_bram_I_0 + 1.0 + + + CLK.ACLK + ACLK + AXI4 Interconnect Clock Input + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI + + + ASSOCIATED_RESET + s_aresetn + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.ARESETN + ARESETN + AXI4 Interconnect Reset Input + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + AXI_SLAVE_S_AXI + AXI_SLAVE + AXI_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + AXILite_SLAVE_S_AXI + AXILite_SLAVE + AXILite_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + BRAM_PORTA + BRAM_PORTA + BRAM_PORTA + + + + + + + ADDR + + + addra + + + + + CLK + + + clka + + + + + DIN + + + dina + + + + + DOUT + + + douta + + + + + EN + + + ena + + + + + RST + + + rsta + + + + + WE + + + wea + + + + + + MEM_SIZE + 65536 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + BRAM_CTRL + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + BRAM_PORTB + BRAM_PORTB + BRAM_PORTB + + + + + + + ADDR + + + addrb + + + + + CLK + + + clkb + + + + + DIN + + + dinb + + + + + DOUT + + + doutb + + + + + EN + + + enb + + + + + RST + + + rstb + + + + + WE + + + web + + + + + + MEM_SIZE + 65536 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + BRAM_CTRL + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + + + S_1 + + Mem0 + 0 + 4096 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + + + + clka + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rsta + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ena + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regcea + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + wea + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addra + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dina + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + douta + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + clkb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rstb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + enb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regceb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + web + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addrb + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dinb + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + doutb + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + eccpipece + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rdaddrecc + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + sleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + deepsleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + shutdown + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rsta_busy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + rstb_busy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + s_aclk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_wdata + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wstrb + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rdata + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rdaddrecc + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_XDEVICEFAMILY + virtexuplus + + + C_ELABORATION_DIR + ./ + + + C_INTERFACE_TYPE + 0 + + + C_AXI_TYPE + 1 + + + C_AXI_SLAVE_TYPE + 0 + + + C_USE_BRAM_BLOCK + 1 + + + C_ENABLE_32BIT_ADDRESS + 1 + + + C_CTRL_ECC_ALGO + NONE + + + C_HAS_AXI_ID + 0 + + + C_AXI_ID_WIDTH + 4 + + + C_MEM_TYPE + 2 + + + C_BYTE_SIZE + 8 + + + C_ALGORITHM + 1 + + + C_PRIM_TYPE + 1 + + + C_LOAD_INIT_FILE + 0 + + + C_INIT_FILE_NAME + no_coe_file_loaded + + + C_INIT_FILE + bd_9f2c_lmb_bram_I_0.mem + + + C_USE_DEFAULT_DATA + 0 + + + C_DEFAULT_DATA + 0 + + + C_HAS_RSTA + 1 + + + C_RST_PRIORITY_A + CE + + + C_RSTRAM_A + 0 + + + C_INITA_VAL + 0 + + + C_HAS_ENA + 1 + + + C_HAS_REGCEA + 0 + + + C_USE_BYTE_WEA + 1 + + + C_WEA_WIDTH + 4 + + + C_WRITE_MODE_A + WRITE_FIRST + + + C_WRITE_WIDTH_A + 32 + + + C_READ_WIDTH_A + 32 + + + C_WRITE_DEPTH_A + 16384 + + + C_READ_DEPTH_A + 16384 + + + C_ADDRA_WIDTH + 32 + + + C_HAS_RSTB + 1 + + + C_RST_PRIORITY_B + CE + + + C_RSTRAM_B + 0 + + + C_INITB_VAL + 0 + + + C_HAS_ENB + 1 + + + C_HAS_REGCEB + 0 + + + C_USE_BYTE_WEB + 1 + + + C_WEB_WIDTH + 4 + + + C_WRITE_MODE_B + WRITE_FIRST + + + C_WRITE_WIDTH_B + 32 + + + C_READ_WIDTH_B + 32 + + + C_WRITE_DEPTH_B + 16384 + + + C_READ_DEPTH_B + 16384 + + + C_ADDRB_WIDTH + 32 + + + C_HAS_MEM_OUTPUT_REGS_A + 0 + + + C_HAS_MEM_OUTPUT_REGS_B + 0 + + + C_HAS_MUX_OUTPUT_REGS_A + 0 + + + C_HAS_MUX_OUTPUT_REGS_B + 0 + + + C_MUX_PIPELINE_STAGES + 0 + + + C_HAS_SOFTECC_INPUT_REGS_A + 0 + + + C_HAS_SOFTECC_OUTPUT_REGS_B + 0 + + + C_USE_SOFTECC + 0 + + + C_USE_ECC + 0 + + + C_EN_ECC_PIPE + 0 + + + C_HAS_INJECTERR + 0 + + + C_SIM_COLLISION_CHECK + ALL + + + C_COMMON_CLK + 0 + + + C_DISABLE_WARN_BHV_COLL + 0 + + + C_EN_SLEEP_PIN + 0 + + + C_USE_URAM + 0 + + + C_EN_RDADDRA_CHG + 0 + + + C_EN_RDADDRB_CHG + 0 + + + C_EN_DEEPSLEEP_PIN + 0 + + + C_EN_SHUTDOWN_PIN + 0 + + + C_EN_SAFETY_CKT + 1 + + + C_DISABLE_WARN_BHV_RANGE + 0 + + + C_COUNT_36K_BRAM + 16 + + + C_COUNT_18K_BRAM + 0 + + + C_EST_POWER_SUMMARY + Estimated Power for IP : 19.660986 mW + + + + + + choice_list_0132492a + 32 + 64 + 128 + + + choice_list_302d3091 + 16kx1 + 8kx2 + 4kx4 + 2kx9 + 1kx18 + 512x36 + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_6fc15197 + 32 + + + choice_list_89a27b2f + 8 + 9 + + + choice_list_c8df20f0 + NONE + ECCH32-7 + ECCH64-8 + ECCHSIAO32-7 + ECCHSIAO64-8 + ECCHSIAO128-9 + + + choice_list_e9412e2c + BRAM + URAM + + + choice_list_f9a6a28b + Native + + + choice_pairs_1f270a52 + BRAM_Controller + Stand_Alone + + + choice_pairs_246d8066 + WRITE_FIRST + READ_FIRST + + + choice_pairs_2adcaf32 + SYNC + ASYNC + + + choice_pairs_2d73cdeb + Always_Enabled + Use_ENB_Pin + + + choice_pairs_3949ecbf + Always_Enabled + Use_ENA_Pin + + + choice_pairs_3e9ce7ae + Minimum_Area + Low_Power + Fixed_Primitives + + + choice_pairs_44b9b2d1 + ALL + NONE + WARNING_ONLY + GENERATE_X_ONLY + + + choice_pairs_63de7f78 + CE + SR + + + choice_pairs_716d2fba + Single_Bit_Error_Injection + Double_Bit_Error_Injection + Single_and_Double_Bit_Error_Injection + + + choice_pairs_a6697bba + Single_Port_RAM + True_Dual_Port_RAM + Single_Port_ROM + Dual_Port_ROM + + + choice_pairs_b91edaa2 + Memory_Slave + Peripheral_Slave + + + choice_pairs_c1013cbe + No_ECC + Soft_ECC + BuiltIn_ECC + + + choice_pairs_e4c322cb + AXI4_Full + AXI4_Lite + + + The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement. It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write port widths, as well as cores which can perform simultaneous write operations to separate locations, and simultaneous read operations from the same location. For more information on differences in interface and feature support between this core and the Dual Port Block Memory and Single Port Block Memory LogiCOREs, please consult the data sheet. + + + Component_Name + bd_9f2c_lmb_bram_I_0 + + + + true + + + + + + Interface_Type + Native + + + + true + + + + + + AXI_Type + AXI4_Full + + + + true + + + + + + AXI_Slave_Type + Memory_Slave + + + + true + + + + + + Use_AXI_ID + false + + + + false + + + + + + AXI_ID_Width + 4 + + + + false + + + + + + Memory_Type + True_Dual_Port_RAM + + + + true + + + + + + PRIM_type_to_Implement + BRAM + + + + true + + + + + + Enable_32bit_Address + true + + + + true + + + + + + ecctype + No_ECC + + + + false + + + + + + ECC + false + + + + false + + + + + + softecc + false + + + + false + + + + + + EN_SLEEP_PIN + false + + + + true + + + + + + EN_DEEPSLEEP_PIN + false + + + + false + + + + + + EN_SHUTDOWN_PIN + false + + + + false + + + + + + EN_ECC_PIPE + false + + + + false + + + + + + RD_ADDR_CHNG_A + false + + + + false + + + + + + RD_ADDR_CHNG_B + false + + + + false + + + + + + Use_Error_Injection_Pins + false + + + + false + + + + + + Error_Injection_Type + Single_Bit_Error_Injection + + + + false + + + + + + Use_Byte_Write_Enable + true + + + + false + + + + + + Byte_Size + 8 + + + + false + + + + + + Algorithm + Minimum_Area + + + + false + + + + + + Primitive + 8kx2 + + + + false + + + + + + Assume_Synchronous_Clk + false + + + + true + + + + + + Write_Width_A + 32 + + + + true + + + + + + Write_Depth_A + 16384 + + + + true + + + + + + Read_Width_A + 32 + + + + true + + + + + + Operating_Mode_A + WRITE_FIRST + + + + true + + + + + + Enable_A + Use_ENA_Pin + + + + false + + + + + + Write_Width_B + 32 + + + + true + + + + + + Read_Width_B + 32 + + + + true + + + + + + Operating_Mode_B + WRITE_FIRST + + + + true + + + + + + Enable_B + Use_ENB_Pin + + + + true + + + + + + Register_PortA_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortA_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEA_Pin + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortB_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEB_Pin + false + + + + false + + + + + + register_porta_input_of_softecc + false + + + + false + + + + + + register_portb_output_of_softecc + false + + + + false + + + + + + Pipeline_Stages + 0 + + + + false + + + + + + Load_Init_File + false + + + + false + + + + + + Coe_File + no_coe_file_loaded + + + + false + + + + + + Fill_Remaining_Memory_Locations + false + + + + false + + + + + + Remaining_Memory_Locations + 0 + + + + false + + + + + + Use_RSTA_Pin + true + + + + true + + + + + + Reset_Memory_Latch_A + false + + + + false + + + + + + Reset_Priority_A + CE + + + + false + + + + + + Output_Reset_Value_A + 0 + + + + true + + + + + + Use_RSTB_Pin + true + + + + true + + + + + + Reset_Memory_Latch_B + false + + + + false + + + + + + Reset_Priority_B + CE + + + + true + + + + + + Output_Reset_Value_B + 0 + + + + true + + + + + + Reset_Type + SYNC + + + + false + + + + + + Additional_Inputs_for_Power_Estimation + false + + + + true + + + + + + Port_A_Clock + 100 + + + + true + + + + + + Port_A_Write_Rate + 50 + + + + true + + + + + + Port_B_Clock + 100 + + + + true + + + + + + Port_B_Write_Rate + 50 + + + + true + + + + + + Port_A_Enable_Rate + 100 + + + + true + + + + + + Port_B_Enable_Rate + 100 + + + + true + + + + + + Collision_Warnings + ALL + + + + false + + + + + + Disable_Collision_Warnings + false + + + + false + + + + + + Disable_Out_of_Range_Warnings + false + + + + false + + + + + + use_bram_block + BRAM_Controller + + + + true + + + + + + MEM_FILE + bd_9f2c_lmb_bram_I_0.mem + + + + true + + + + + + CTRL_ECC_ALGO + NONE + + + + true + + + + + + EN_SAFETY_CKT + true + + + + true + + + + + + + + Block Memory Generator + + XPM_MEMORY + + 1 + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xci new file mode 100644 index 0000000..b0eab43 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xci @@ -0,0 +1,152 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_second_dlmb_cntlr_0 + + + NONE + 32768 + 32 + + + 100000000 + 0.000 + + 100000000 + 0.000 + 1 + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 0x0000000000010000 + 32 + 0 + 0 + 0 + 0 + 1 + 0 + virtexuplus + 0 + 0x0000000000017FFF + 0 + 32 + 32 + 0x00000000C0010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 32 + 32 + 0 + 2 + 0x0000000000010000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0x0000000000017FFF + 0 + 32 + 32 + 0x00000000C0010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 100000000 + 32 + 32 + AXI4LITE + 0 + 2 + bd_9f2c_second_dlmb_cntlr_0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 15 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xml new file mode 100644 index 0000000..09b3150 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_7/bd_9f2c_second_dlmb_cntlr_0.xml @@ -0,0 +1,3874 @@ + + + xilinx.com + customized_ip + bd_9f2c_second_dlmb_cntlr_0 + 1.0 + + + INTERRUPT.INTERRUPT + Interrupt + Interrupt output + + + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + SUGGESTED_PRIORITY + HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + SLMB + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + SLMB1 + SLMB1 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB1_ABus + + + + + ADDRSTROBE + + + LMB1_AddrStrobe + + + + + BE + + + LMB1_BE + + + + + CE + + + Sl1_CE + + + + + READDBUS + + + Sl1_DBus + + + + + READSTROBE + + + LMB1_ReadStrobe + + + + + READY + + + Sl1_Ready + + + + + UE + + + Sl1_UE + + + + + WAIT + + + Sl1_Wait + + + + + WRITEDBUS + + + LMB1_WriteDBus + + + + + WRITESTROBE + + + LMB1_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB2 + SLMB2 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB2_ABus + + + + + ADDRSTROBE + + + LMB2_AddrStrobe + + + + + BE + + + LMB2_BE + + + + + CE + + + Sl2_CE + + + + + READDBUS + + + Sl2_DBus + + + + + READSTROBE + + + LMB2_ReadStrobe + + + + + READY + + + Sl2_Ready + + + + + UE + + + Sl2_UE + + + + + WAIT + + + Sl2_Wait + + + + + WRITEDBUS + + + LMB2_WriteDBus + + + + + WRITESTROBE + + + LMB2_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB3 + SLMB3 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB3_ABus + + + + + ADDRSTROBE + + + LMB3_AddrStrobe + + + + + BE + + + LMB3_BE + + + + + CE + + + Sl3_CE + + + + + READDBUS + + + Sl3_DBus + + + + + READSTROBE + + + LMB3_ReadStrobe + + + + + READY + + + Sl3_Ready + + + + + UE + + + Sl3_UE + + + + + WAIT + + + Sl3_Wait + + + + + WRITEDBUS + + + LMB3_WriteDBus + + + + + WRITESTROBE + + + LMB3_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + BRAM_PORT + BRAM_PORT + Data Processor Local Bus + + + + + + + ADDR + + + BRAM_Addr_A + + + + + CLK + + + BRAM_Clk_A + + + + + DIN + + + BRAM_Dout_A + + + + + DOUT + + + BRAM_Din_A + + + + + EN + + + BRAM_EN_A + + + + + RST + + + BRAM_Rst_A + + + + + WE + + + BRAM_WEN_A + + + + + + MEM_SIZE + 32768 + + + MASTER_TYPE + BRAM_CTRL + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + S_AXI_CTRL + S_AXI_CTRL + Slave AXI4Lite Control + + + + + + + + + ARADDR + + + S_AXI_CTRL_ARADDR + + + + + ARREADY + + + S_AXI_CTRL_ARREADY + + + + + ARVALID + + + S_AXI_CTRL_ARVALID + + + + + AWADDR + + + S_AXI_CTRL_AWADDR + + + + + AWREADY + + + S_AXI_CTRL_AWREADY + + + + + AWVALID + + + S_AXI_CTRL_AWVALID + + + + + BREADY + + + S_AXI_CTRL_BREADY + + + + + BRESP + + + S_AXI_CTRL_BRESP + + + + + BVALID + + + S_AXI_CTRL_BVALID + + + + + RDATA + + + S_AXI_CTRL_RDATA + + + + + RREADY + + + S_AXI_CTRL_RREADY + + + + + RRESP + + + S_AXI_CTRL_RRESP + + + + + RVALID + + + S_AXI_CTRL_RVALID + + + + + WDATA + + + S_AXI_CTRL_WDATA + + + + + WREADY + + + S_AXI_CTRL_WREADY + + + + + WSTRB + + + S_AXI_CTRL_WSTRB + + + + + WVALID + + + S_AXI_CTRL_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + SLMB:SLMB1:SLMB2:SLMB3 + + + ASSOCIATED_RESET + LMB_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.LMB_Rst + Reset + Reset + + + + + + + RST + + + LMB_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + CLK.S_AXI_CTRL_ACLK + S_AXI_CTRL_ACLK + Slave AXI4Lite Control Clock Input + + + + + + + CLK + + + S_AXI_CTRL_ACLK + + + + + + ASSOCIATED_BUSIF + S_AXI_CTRL + + + ASSOCIATED_RESET + S_AXI_CTRL_ARESETN + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.S_AXI_CTRL_ARESETN + S_AXI_CTRL_ARESETN + Slave AXI4Lite Control Reset Input + + + + + + + RST + + + S_AXI_CTRL_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + + + + + SLMB + SLMB memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB1 + SLMB1 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB2 + SLMB2 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB3 + SLMB3 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + S_AXI_CTRL + S_AXI_CTRL memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + ECC Status + ECC Status Register + ECC Status Register + 0x0 + 2 + true + read-write + + 0x0 + + + UE Status + UE Status + Indicates if an uncorrectable error has occurred: + 0 - No uncorrectable error occurred. + 1 - Uncorrectable error occurred, cleared when 1 is written. + + 0 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + CE Status + CE Status + Indicates if a correctable error has occurred: + 0 - No correctable error occurred. + 1 - Correctable error occurred, cleared when 1 is written. + + 1 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + ECC EN IRQ + ECC Interrupt Enable Register + ECC Interrupt Enable Register + 0x4 + 2 + true + read-write + + 0x0 + + + UE EN IRQ + UE Enable Interrupt + Determines effect of ECC Status Register UE bit: + 0 - UE bit is not propagated to interrupt signal. + 1 - UE bit is propagated to interrupt signal. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + CE EN IRQ + CE Enable Interrupt + Determines effect of ECC Status Register CE bit: + 0 - CE bit is not propagated to interrupt signal. + 1 - CE bit is propagated to interrupt signal. + + 1 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + ECC ONOFF + ECC On/Off Register + ECC On/Off Register + 0x8 + 1 + true + read-write + + 1 + + + ON OFF + On/Off + Determines if ECC checking is enabled: + 0 - ECC checking is disabled. + 1 - ECC checking is enabled. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE CNT + Correctable Error Counter Register + Correctable Error Counter Register + 0xC + 1 + true + read-write + + 0 + + + CE CNT + Correctable Error Count + Holds number of correctable errors encountered. + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE FFD + Correctable Error First Failing Data Register + Correctable Error First Failing Data Register + 0x100 + 32 + true + read-only + + 0 + + + CE FFD + Correctable Error First Failing Data + Data of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFE + Correctable Error First Failing ECC Register + Correctable Error First Failing ECC Register + 0x180 + 7 + true + read-only + + 0 + + + CE FFE + Correctable Error First Failing ECC + ECC of the first occurrence of a correctable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFA + Correctable Error First Failing Address Register + Correctable Error First Failing Address Register + 0x1C0 + 32 + true + read-only + + 0 + + + CE FFA + Correctable Error First Failing Address + Address of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFD + Uncorrectable Error First Failing Data Register + Uncorrectable Error First Failing Data Register + 0x200 + 32 + true + read-only + + 0 + + + UE FFD + Uncorrectable Error First Failing Data + Data of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFE + Uncorrectable Error First Failing ECC Register + Uncorrectable Error First Failing ECC Register + 0x280 + 7 + true + read-only + + 0 + + + UE FFE + Uncorrectable Error First Failing ECC + ECC of the first occurrence of an uncorrectable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFA + Uncorrectable Error First Failing Address Register + Uncorrectable Error First Failing Address Register + 0x2C0 + 32 + true + read-only + + 0 + + + UE FFA + Uncorrectable Error First Failing Address + Address of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + FI D + Fault Inject Data Register + Fault Inject Data Register + 0x300 + 32 + true + write-only + + 0 + + + FI D + Fault Inject Data + Bits set to 1 toggle the bits of next data word written. + 0 + 32 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + FI ECC + Fault Inject ECC Register + Fault Inject ECC Register + 0x380 + 7 + true + write-only + + 0 + + + FI ECC + Fault Inject ECC + Bits set to 1 toggle the bits of next ECC written. + 0 + 7 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_Rst + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + LMB1_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl1_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl1_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB2_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl2_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl2_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB3_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl3_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl3_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + BRAM_Rst_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Clk_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Addr_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_EN_A + + out + + + std_logic + dummy_view + + + + + + BRAM_WEN_A + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Dout_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Din_A + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + S_AXI_CTRL_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WSTRB + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_HIGHADDR + LMB BRAM High Address + 0x0000000000017FFF + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000010000 + + + C_NUM_LMB + Number of LMB Ports + 1 + + + C_MASK + SLMB Address Decode Mask + 0x00000000C0010000 + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_ECC + Error Correction Code + 0 + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_BRAM_AWIDTH + BRAM Address Bus Width + 32 + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + false + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + false + + + + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_449ac0d2 + 0 + 1 + 2 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_8d6e70ff + 0 + 2 + + + Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000010000 + + + + true + + + + + + C_HIGHADDR + LMB BRAM High Address + 0x0000000000017FFF + + + + true + + + + + + C_MASK + SLMB Address Decode Mask + 0x00000000C0010000 + + + + true + + + + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_NUM_LMB + Number of LMB Ports + 1 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + + true + + + + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + + true + + + + + + C_ECC + Error Correction Code + 0 + + + + true + + + + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_S_AXI_CTRL_ACLK_FREQ_HZ + S_AXI_CTRL Clock Frequency + 100000000 + + + + false + + + + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_PROTOCOL + S_AXI_CTRL Protocol + AXI4LITE + + + + false + + + + + + Component_Name + bd_9f2c_second_dlmb_cntlr_0 + + + + + LMB BRAM Controller + 15 + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xci new file mode 100644 index 0000000..c90eab9 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xci @@ -0,0 +1,152 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_second_ilmb_cntlr_0 + + + NONE + 32768 + 32 + + + 100000000 + 0.000 + + 100000000 + 0.000 + 1 + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 0x0000000000010000 + 32 + 0 + 0 + 0 + 0 + 1 + 0 + virtexuplus + 0 + 0x0000000000017FFF + 0 + 32 + 32 + 0x0000000080010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 32 + 32 + 0 + 2 + 0x0000000000010000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0x0000000000017FFF + 0 + 32 + 32 + 0x0000000080010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 100000000 + 32 + 32 + AXI4LITE + 0 + 2 + bd_9f2c_second_ilmb_cntlr_0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 15 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xml new file mode 100644 index 0000000..554b605 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_8/bd_9f2c_second_ilmb_cntlr_0.xml @@ -0,0 +1,3874 @@ + + + xilinx.com + customized_ip + bd_9f2c_second_ilmb_cntlr_0 + 1.0 + + + INTERRUPT.INTERRUPT + Interrupt + Interrupt output + + + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + SUGGESTED_PRIORITY + HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + SLMB + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + SLMB1 + SLMB1 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB1_ABus + + + + + ADDRSTROBE + + + LMB1_AddrStrobe + + + + + BE + + + LMB1_BE + + + + + CE + + + Sl1_CE + + + + + READDBUS + + + Sl1_DBus + + + + + READSTROBE + + + LMB1_ReadStrobe + + + + + READY + + + Sl1_Ready + + + + + UE + + + Sl1_UE + + + + + WAIT + + + Sl1_Wait + + + + + WRITEDBUS + + + LMB1_WriteDBus + + + + + WRITESTROBE + + + LMB1_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB2 + SLMB2 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB2_ABus + + + + + ADDRSTROBE + + + LMB2_AddrStrobe + + + + + BE + + + LMB2_BE + + + + + CE + + + Sl2_CE + + + + + READDBUS + + + Sl2_DBus + + + + + READSTROBE + + + LMB2_ReadStrobe + + + + + READY + + + Sl2_Ready + + + + + UE + + + Sl2_UE + + + + + WAIT + + + Sl2_Wait + + + + + WRITEDBUS + + + LMB2_WriteDBus + + + + + WRITESTROBE + + + LMB2_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB3 + SLMB3 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB3_ABus + + + + + ADDRSTROBE + + + LMB3_AddrStrobe + + + + + BE + + + LMB3_BE + + + + + CE + + + Sl3_CE + + + + + READDBUS + + + Sl3_DBus + + + + + READSTROBE + + + LMB3_ReadStrobe + + + + + READY + + + Sl3_Ready + + + + + UE + + + Sl3_UE + + + + + WAIT + + + Sl3_Wait + + + + + WRITEDBUS + + + LMB3_WriteDBus + + + + + WRITESTROBE + + + LMB3_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + BRAM_PORT + BRAM_PORT + Data Processor Local Bus + + + + + + + ADDR + + + BRAM_Addr_A + + + + + CLK + + + BRAM_Clk_A + + + + + DIN + + + BRAM_Dout_A + + + + + DOUT + + + BRAM_Din_A + + + + + EN + + + BRAM_EN_A + + + + + RST + + + BRAM_Rst_A + + + + + WE + + + BRAM_WEN_A + + + + + + MEM_SIZE + 32768 + + + MASTER_TYPE + BRAM_CTRL + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + S_AXI_CTRL + S_AXI_CTRL + Slave AXI4Lite Control + + + + + + + + + ARADDR + + + S_AXI_CTRL_ARADDR + + + + + ARREADY + + + S_AXI_CTRL_ARREADY + + + + + ARVALID + + + S_AXI_CTRL_ARVALID + + + + + AWADDR + + + S_AXI_CTRL_AWADDR + + + + + AWREADY + + + S_AXI_CTRL_AWREADY + + + + + AWVALID + + + S_AXI_CTRL_AWVALID + + + + + BREADY + + + S_AXI_CTRL_BREADY + + + + + BRESP + + + S_AXI_CTRL_BRESP + + + + + BVALID + + + S_AXI_CTRL_BVALID + + + + + RDATA + + + S_AXI_CTRL_RDATA + + + + + RREADY + + + S_AXI_CTRL_RREADY + + + + + RRESP + + + S_AXI_CTRL_RRESP + + + + + RVALID + + + S_AXI_CTRL_RVALID + + + + + WDATA + + + S_AXI_CTRL_WDATA + + + + + WREADY + + + S_AXI_CTRL_WREADY + + + + + WSTRB + + + S_AXI_CTRL_WSTRB + + + + + WVALID + + + S_AXI_CTRL_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + SLMB:SLMB1:SLMB2:SLMB3 + + + ASSOCIATED_RESET + LMB_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.LMB_Rst + Reset + Reset + + + + + + + RST + + + LMB_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + CLK.S_AXI_CTRL_ACLK + S_AXI_CTRL_ACLK + Slave AXI4Lite Control Clock Input + + + + + + + CLK + + + S_AXI_CTRL_ACLK + + + + + + ASSOCIATED_BUSIF + S_AXI_CTRL + + + ASSOCIATED_RESET + S_AXI_CTRL_ARESETN + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.S_AXI_CTRL_ARESETN + S_AXI_CTRL_ARESETN + Slave AXI4Lite Control Reset Input + + + + + + + RST + + + S_AXI_CTRL_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + + + + + SLMB + SLMB memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB1 + SLMB1 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB2 + SLMB2 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB3 + SLMB3 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + S_AXI_CTRL + S_AXI_CTRL memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + ECC Status + ECC Status Register + ECC Status Register + 0x0 + 2 + true + read-write + + 0x0 + + + UE Status + UE Status + Indicates if an uncorrectable error has occurred: + 0 - No uncorrectable error occurred. + 1 - Uncorrectable error occurred, cleared when 1 is written. + + 0 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + CE Status + CE Status + Indicates if a correctable error has occurred: + 0 - No correctable error occurred. + 1 - Correctable error occurred, cleared when 1 is written. + + 1 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + ECC EN IRQ + ECC Interrupt Enable Register + ECC Interrupt Enable Register + 0x4 + 2 + true + read-write + + 0x0 + + + UE EN IRQ + UE Enable Interrupt + Determines effect of ECC Status Register UE bit: + 0 - UE bit is not propagated to interrupt signal. + 1 - UE bit is propagated to interrupt signal. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + CE EN IRQ + CE Enable Interrupt + Determines effect of ECC Status Register CE bit: + 0 - CE bit is not propagated to interrupt signal. + 1 - CE bit is propagated to interrupt signal. + + 1 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + ECC ONOFF + ECC On/Off Register + ECC On/Off Register + 0x8 + 1 + true + read-write + + 1 + + + ON OFF + On/Off + Determines if ECC checking is enabled: + 0 - ECC checking is disabled. + 1 - ECC checking is enabled. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE CNT + Correctable Error Counter Register + Correctable Error Counter Register + 0xC + 1 + true + read-write + + 0 + + + CE CNT + Correctable Error Count + Holds number of correctable errors encountered. + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE FFD + Correctable Error First Failing Data Register + Correctable Error First Failing Data Register + 0x100 + 32 + true + read-only + + 0 + + + CE FFD + Correctable Error First Failing Data + Data of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFE + Correctable Error First Failing ECC Register + Correctable Error First Failing ECC Register + 0x180 + 7 + true + read-only + + 0 + + + CE FFE + Correctable Error First Failing ECC + ECC of the first occurrence of a correctable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFA + Correctable Error First Failing Address Register + Correctable Error First Failing Address Register + 0x1C0 + 32 + true + read-only + + 0 + + + CE FFA + Correctable Error First Failing Address + Address of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFD + Uncorrectable Error First Failing Data Register + Uncorrectable Error First Failing Data Register + 0x200 + 32 + true + read-only + + 0 + + + UE FFD + Uncorrectable Error First Failing Data + Data of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFE + Uncorrectable Error First Failing ECC Register + Uncorrectable Error First Failing ECC Register + 0x280 + 7 + true + read-only + + 0 + + + UE FFE + Uncorrectable Error First Failing ECC + ECC of the first occurrence of an uncorrectable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFA + Uncorrectable Error First Failing Address Register + Uncorrectable Error First Failing Address Register + 0x2C0 + 32 + true + read-only + + 0 + + + UE FFA + Uncorrectable Error First Failing Address + Address of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + FI D + Fault Inject Data Register + Fault Inject Data Register + 0x300 + 32 + true + write-only + + 0 + + + FI D + Fault Inject Data + Bits set to 1 toggle the bits of next data word written. + 0 + 32 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + FI ECC + Fault Inject ECC Register + Fault Inject ECC Register + 0x380 + 7 + true + write-only + + 0 + + + FI ECC + Fault Inject ECC + Bits set to 1 toggle the bits of next ECC written. + 0 + 7 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_Rst + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + LMB1_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl1_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl1_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB2_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl2_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl2_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB3_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl3_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl3_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + BRAM_Rst_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Clk_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Addr_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_EN_A + + out + + + std_logic + dummy_view + + + + + + BRAM_WEN_A + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Dout_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Din_A + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + S_AXI_CTRL_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WSTRB + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_HIGHADDR + LMB BRAM High Address + 0x0000000000017FFF + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000010000 + + + C_NUM_LMB + Number of LMB Ports + 1 + + + C_MASK + SLMB Address Decode Mask + 0x0000000080010000 + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_ECC + Error Correction Code + 0 + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_BRAM_AWIDTH + BRAM Address Bus Width + 32 + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + false + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + false + + + + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_449ac0d2 + 0 + 1 + 2 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_8d6e70ff + 0 + 2 + + + Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000010000 + + + + true + + + + + + C_HIGHADDR + LMB BRAM High Address + 0x0000000000017FFF + + + + true + + + + + + C_MASK + SLMB Address Decode Mask + 0x0000000080010000 + + + + true + + + + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_NUM_LMB + Number of LMB Ports + 1 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + + true + + + + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + + true + + + + + + C_ECC + Error Correction Code + 0 + + + + true + + + + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_S_AXI_CTRL_ACLK_FREQ_HZ + S_AXI_CTRL Clock Frequency + 100000000 + + + + false + + + + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_PROTOCOL + S_AXI_CTRL Protocol + AXI4LITE + + + + false + + + + + + Component_Name + bd_9f2c_second_ilmb_cntlr_0 + + + + + LMB BRAM Controller + 15 + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xci new file mode 100644 index 0000000..d2020c1 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xci @@ -0,0 +1,275 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9f2c_second_lmb_bram_I_0 + + + 4096 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + BRAM_CTRL + NONE + 32768 + 32 + READ_WRITE + BRAM_CTRL + NONE + 32768 + 32 + READ_WRITE + + 100000000 + 0.000 + 32 + 32 + 1 + 4 + 0 + 1 + 8 + 0 + 0 + 8 + NONE + 0 + 0 + 0 + ./ + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + Estimated Power for IP : 17.246228 mW + virtexuplus + 0 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 0 + 0 + bd_9f2c_second_lmb_bram_I_0.mem + no_coe_file_loaded + 0 + 0 + 2 + 0 + 1 + 8192 + 8192 + 32 + 32 + 0 + 0 + CE + CE + ALL + 1 + 1 + 1 + 0 + 0 + 0 + 0 + 4 + 4 + 8192 + 8192 + WRITE_FIRST + WRITE_FIRST + 32 + 32 + virtexuplus + 4 + Memory_Slave + AXI4_Full + false + Minimum_Area + false + 8 + NONE + no_coe_file_loaded + ALL + bd_9f2c_second_lmb_bram_I_0 + false + false + false + false + false + true + false + false + true + Use_ENA_Pin + Use_ENB_Pin + Single_Bit_Error_Injection + false + Native + false + bd_9f2c_second_lmb_bram_I_0.mem + True_Dual_Port_RAM + WRITE_FIRST + WRITE_FIRST + 0 + 0 + BRAM + 0 + 100 + 100 + 50 + 100 + 100 + 50 + 8kx2 + false + false + 32 + 32 + false + false + false + false + 0 + false + false + CE + CE + SYNC + false + true + false + false + false + true + true + 8192 + 32 + 32 + No_ECC + false + false + false + BRAM_Controller + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 1 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xml new file mode 100644 index 0000000..0b76776 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/bd_0/ip/ip_9/bd_9f2c_second_lmb_bram_I_0.xml @@ -0,0 +1,4056 @@ + + + xilinx.com + customized_ip + bd_9f2c_second_lmb_bram_I_0 + 1.0 + + + CLK.ACLK + ACLK + AXI4 Interconnect Clock Input + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI + + + ASSOCIATED_RESET + s_aresetn + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.ARESETN + ARESETN + AXI4 Interconnect Reset Input + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + AXI_SLAVE_S_AXI + AXI_SLAVE + AXI_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + AXILite_SLAVE_S_AXI + AXILite_SLAVE + AXILite_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + BRAM_PORTA + BRAM_PORTA + BRAM_PORTA + + + + + + + ADDR + + + addra + + + + + CLK + + + clka + + + + + DIN + + + dina + + + + + DOUT + + + douta + + + + + EN + + + ena + + + + + RST + + + rsta + + + + + WE + + + wea + + + + + + MEM_SIZE + 32768 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + BRAM_CTRL + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + BRAM_PORTB + BRAM_PORTB + BRAM_PORTB + + + + + + + ADDR + + + addrb + + + + + CLK + + + clkb + + + + + DIN + + + dinb + + + + + DOUT + + + doutb + + + + + EN + + + enb + + + + + RST + + + rstb + + + + + WE + + + web + + + + + + MEM_SIZE + 32768 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + BRAM_CTRL + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + + + S_1 + + Mem0 + 0 + 4096 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + + + + clka + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rsta + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ena + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regcea + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + wea + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addra + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dina + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + douta + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + clkb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rstb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + enb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regceb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + web + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addrb + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dinb + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + doutb + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + eccpipece + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rdaddrecc + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + sleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + deepsleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + shutdown + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rsta_busy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + rstb_busy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + s_aclk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_wdata + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wstrb + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rdata + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rdaddrecc + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_XDEVICEFAMILY + virtexuplus + + + C_ELABORATION_DIR + ./ + + + C_INTERFACE_TYPE + 0 + + + C_AXI_TYPE + 1 + + + C_AXI_SLAVE_TYPE + 0 + + + C_USE_BRAM_BLOCK + 1 + + + C_ENABLE_32BIT_ADDRESS + 1 + + + C_CTRL_ECC_ALGO + NONE + + + C_HAS_AXI_ID + 0 + + + C_AXI_ID_WIDTH + 4 + + + C_MEM_TYPE + 2 + + + C_BYTE_SIZE + 8 + + + C_ALGORITHM + 1 + + + C_PRIM_TYPE + 1 + + + C_LOAD_INIT_FILE + 0 + + + C_INIT_FILE_NAME + no_coe_file_loaded + + + C_INIT_FILE + bd_9f2c_second_lmb_bram_I_0.mem + + + C_USE_DEFAULT_DATA + 0 + + + C_DEFAULT_DATA + 0 + + + C_HAS_RSTA + 1 + + + C_RST_PRIORITY_A + CE + + + C_RSTRAM_A + 0 + + + C_INITA_VAL + 0 + + + C_HAS_ENA + 1 + + + C_HAS_REGCEA + 0 + + + C_USE_BYTE_WEA + 1 + + + C_WEA_WIDTH + 4 + + + C_WRITE_MODE_A + WRITE_FIRST + + + C_WRITE_WIDTH_A + 32 + + + C_READ_WIDTH_A + 32 + + + C_WRITE_DEPTH_A + 8192 + + + C_READ_DEPTH_A + 8192 + + + C_ADDRA_WIDTH + 32 + + + C_HAS_RSTB + 1 + + + C_RST_PRIORITY_B + CE + + + C_RSTRAM_B + 0 + + + C_INITB_VAL + 0 + + + C_HAS_ENB + 1 + + + C_HAS_REGCEB + 0 + + + C_USE_BYTE_WEB + 1 + + + C_WEB_WIDTH + 4 + + + C_WRITE_MODE_B + WRITE_FIRST + + + C_WRITE_WIDTH_B + 32 + + + C_READ_WIDTH_B + 32 + + + C_WRITE_DEPTH_B + 8192 + + + C_READ_DEPTH_B + 8192 + + + C_ADDRB_WIDTH + 32 + + + C_HAS_MEM_OUTPUT_REGS_A + 0 + + + C_HAS_MEM_OUTPUT_REGS_B + 0 + + + C_HAS_MUX_OUTPUT_REGS_A + 0 + + + C_HAS_MUX_OUTPUT_REGS_B + 0 + + + C_MUX_PIPELINE_STAGES + 0 + + + C_HAS_SOFTECC_INPUT_REGS_A + 0 + + + C_HAS_SOFTECC_OUTPUT_REGS_B + 0 + + + C_USE_SOFTECC + 0 + + + C_USE_ECC + 0 + + + C_EN_ECC_PIPE + 0 + + + C_HAS_INJECTERR + 0 + + + C_SIM_COLLISION_CHECK + ALL + + + C_COMMON_CLK + 0 + + + C_DISABLE_WARN_BHV_COLL + 0 + + + C_EN_SLEEP_PIN + 0 + + + C_USE_URAM + 0 + + + C_EN_RDADDRA_CHG + 0 + + + C_EN_RDADDRB_CHG + 0 + + + C_EN_DEEPSLEEP_PIN + 0 + + + C_EN_SHUTDOWN_PIN + 0 + + + C_EN_SAFETY_CKT + 1 + + + C_DISABLE_WARN_BHV_RANGE + 0 + + + C_COUNT_36K_BRAM + 8 + + + C_COUNT_18K_BRAM + 0 + + + C_EST_POWER_SUMMARY + Estimated Power for IP : 17.246228 mW + + + + + + choice_list_0132492a + 32 + 64 + 128 + + + choice_list_302d3091 + 16kx1 + 8kx2 + 4kx4 + 2kx9 + 1kx18 + 512x36 + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_6fc15197 + 32 + + + choice_list_89a27b2f + 8 + 9 + + + choice_list_c8df20f0 + NONE + ECCH32-7 + ECCH64-8 + ECCHSIAO32-7 + ECCHSIAO64-8 + ECCHSIAO128-9 + + + choice_list_e9412e2c + BRAM + URAM + + + choice_list_f9a6a28b + Native + + + choice_pairs_1f270a52 + BRAM_Controller + Stand_Alone + + + choice_pairs_246d8066 + WRITE_FIRST + READ_FIRST + + + choice_pairs_2adcaf32 + SYNC + ASYNC + + + choice_pairs_2d73cdeb + Always_Enabled + Use_ENB_Pin + + + choice_pairs_3949ecbf + Always_Enabled + Use_ENA_Pin + + + choice_pairs_3e9ce7ae + Minimum_Area + Low_Power + Fixed_Primitives + + + choice_pairs_44b9b2d1 + ALL + NONE + WARNING_ONLY + GENERATE_X_ONLY + + + choice_pairs_63de7f78 + CE + SR + + + choice_pairs_716d2fba + Single_Bit_Error_Injection + Double_Bit_Error_Injection + Single_and_Double_Bit_Error_Injection + + + choice_pairs_a6697bba + Single_Port_RAM + True_Dual_Port_RAM + Single_Port_ROM + Dual_Port_ROM + + + choice_pairs_b91edaa2 + Memory_Slave + Peripheral_Slave + + + choice_pairs_c1013cbe + No_ECC + Soft_ECC + BuiltIn_ECC + + + choice_pairs_e4c322cb + AXI4_Full + AXI4_Lite + + + The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement. It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write port widths, as well as cores which can perform simultaneous write operations to separate locations, and simultaneous read operations from the same location. For more information on differences in interface and feature support between this core and the Dual Port Block Memory and Single Port Block Memory LogiCOREs, please consult the data sheet. + + + Component_Name + bd_9f2c_second_lmb_bram_I_0 + + + + true + + + + + + Interface_Type + Native + + + + true + + + + + + AXI_Type + AXI4_Full + + + + true + + + + + + AXI_Slave_Type + Memory_Slave + + + + true + + + + + + Use_AXI_ID + false + + + + false + + + + + + AXI_ID_Width + 4 + + + + false + + + + + + Memory_Type + True_Dual_Port_RAM + + + + true + + + + + + PRIM_type_to_Implement + BRAM + + + + true + + + + + + Enable_32bit_Address + true + + + + true + + + + + + ecctype + No_ECC + + + + false + + + + + + ECC + false + + + + false + + + + + + softecc + false + + + + false + + + + + + EN_SLEEP_PIN + false + + + + true + + + + + + EN_DEEPSLEEP_PIN + false + + + + false + + + + + + EN_SHUTDOWN_PIN + false + + + + false + + + + + + EN_ECC_PIPE + false + + + + false + + + + + + RD_ADDR_CHNG_A + false + + + + false + + + + + + RD_ADDR_CHNG_B + false + + + + false + + + + + + Use_Error_Injection_Pins + false + + + + false + + + + + + Error_Injection_Type + Single_Bit_Error_Injection + + + + false + + + + + + Use_Byte_Write_Enable + true + + + + false + + + + + + Byte_Size + 8 + + + + false + + + + + + Algorithm + Minimum_Area + + + + false + + + + + + Primitive + 8kx2 + + + + false + + + + + + Assume_Synchronous_Clk + false + + + + true + + + + + + Write_Width_A + 32 + + + + true + + + + + + Write_Depth_A + 8192 + + + + true + + + + + + Read_Width_A + 32 + + + + true + + + + + + Operating_Mode_A + WRITE_FIRST + + + + true + + + + + + Enable_A + Use_ENA_Pin + + + + false + + + + + + Write_Width_B + 32 + + + + true + + + + + + Read_Width_B + 32 + + + + true + + + + + + Operating_Mode_B + WRITE_FIRST + + + + true + + + + + + Enable_B + Use_ENB_Pin + + + + true + + + + + + Register_PortA_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortA_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEA_Pin + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortB_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEB_Pin + false + + + + false + + + + + + register_porta_input_of_softecc + false + + + + false + + + + + + register_portb_output_of_softecc + false + + + + false + + + + + + Pipeline_Stages + 0 + + + + false + + + + + + Load_Init_File + false + + + + false + + + + + + Coe_File + no_coe_file_loaded + + + + false + + + + + + Fill_Remaining_Memory_Locations + false + + + + false + + + + + + Remaining_Memory_Locations + 0 + + + + false + + + + + + Use_RSTA_Pin + true + + + + true + + + + + + Reset_Memory_Latch_A + false + + + + false + + + + + + Reset_Priority_A + CE + + + + false + + + + + + Output_Reset_Value_A + 0 + + + + true + + + + + + Use_RSTB_Pin + true + + + + true + + + + + + Reset_Memory_Latch_B + false + + + + false + + + + + + Reset_Priority_B + CE + + + + true + + + + + + Output_Reset_Value_B + 0 + + + + true + + + + + + Reset_Type + SYNC + + + + false + + + + + + Additional_Inputs_for_Power_Estimation + false + + + + true + + + + + + Port_A_Clock + 100 + + + + true + + + + + + Port_A_Write_Rate + 50 + + + + true + + + + + + Port_B_Clock + 100 + + + + true + + + + + + Port_B_Write_Rate + 50 + + + + true + + + + + + Port_A_Enable_Rate + 100 + + + + true + + + + + + Port_B_Enable_Rate + 100 + + + + true + + + + + + Collision_Warnings + ALL + + + + false + + + + + + Disable_Collision_Warnings + false + + + + false + + + + + + Disable_Out_of_Range_Warnings + false + + + + false + + + + + + use_bram_block + BRAM_Controller + + + + true + + + + + + MEM_FILE + bd_9f2c_second_lmb_bram_I_0.mem + + + + true + + + + + + CTRL_ECC_ALGO + NONE + + + + true + + + + + + EN_SAFETY_CKT + true + + + + true + + + + + + + + Block Memory Generator + + XPM_MEMORY + + 1 + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xci new file mode 100644 index 0000000..abdf016 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xci @@ -0,0 +1,150 @@ + + + xilinx.com + xci + unknown + 1.0 + + + phy_ddr4_microblaze_mcs + + + Reset + + + CLK_BOARD_INTERFACE + + 100000000 + 0.000 + RESET_BOARD_INTERFACE + ACTIVE_HIGH + 0 + Custom + phy_ddr4_microblaze_mcs + 0 + 0 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 100.0 + 0 + 32 + 0 + 32 + 0 + 32 + 0 + 32 + Custom + Custom + Custom + Custom + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0xFFFF + 1 + 0x0000 + 2 + 0xFFFF + 0 + 2 + 98304 + microblaze_0 + 1 + mcs_0 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + Custom + 1 + 9600 + Custom + 8 + 0 + 0 + 0 + 0 + 0 + 0 + false + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 9 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xml new file mode 100644 index 0000000..50a93c5 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/ip_0/phy_ddr4_microblaze_mcs.xml @@ -0,0 +1,2149 @@ + + + xilinx.com + customized_ip + phy_ddr4_microblaze_mcs + 1.0 + + + CLK.Clk + + + + + + + CLK + + + Clk + + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + ASSOCIATED_ASYNC_RESET + Reset + + + none + + + + + BOARD.ASSOCIATED_PARAM + CLK_BOARD_INTERFACE + + + none + + + + + + + RST.Reset + + + + + + + RST + + + Reset + + + + + + POLARITY + ACTIVE_HIGH + + + none + + + + + BOARD.ASSOCIATED_PARAM + RESET_BOARD_INTERFACE + + + none + + + + + + + IO + + + + + + + ADDR_STROBE + + + IO_addr_strobe + + + + + ADDRESS + + + IO_address + + + + + BYTE_ENABLE + + + IO_byte_enable + + + + + READ_DATA + + + IO_read_data + + + + + READ_STROBE + + + IO_read_strobe + + + + + READY + + + IO_ready + + + + + WRITE_DATA + + + IO_write_data + + + + + WRITE_STROBE + + + IO_write_strobe + + + + + + TRACE + + + + + + + DATA_ACCESS + + + TRACE_data_access + + + + + DATA_ADDRESS + + + TRACE_data_address + + + + + DATA_BYTE_ENABLE + + + TRACE_data_byte_enable + + + + + DATA_READ + + + TRACE_data_read + + + + + DATA_WRITE + + + TRACE_data_write + + + + + DATA_WRITE_VALUE + + + TRACE_data_write_value + + + + + DCACHE_HIT + + + TRACE_dcache_hit + + + + + DCACHE_RDY + + + TRACE_dcache_rdy + + + + + DCACHE_READ + + + TRACE_dcache_read + + + + + DCACHE_REQ + + + TRACE_dcache_req + + + + + DELAY_SLOT + + + TRACE_delay_slot + + + + + EX_PIPERUN + + + TRACE_ex_piperun + + + + + EXCEPTION_KIND + + + TRACE_exception_kind + + + + + EXCEPTION_TAKEN + + + TRACE_exception_taken + + + + + ICACHE_HIT + + + TRACE_icache_hit + + + + + ICACHE_RDY + + + TRACE_icache_rdy + + + + + ICACHE_REQ + + + TRACE_icache_req + + + + + INSTRUCTION + + + TRACE_instruction + + + + + JUMP_HIT + + + TRACE_jump_hit + + + + + JUMP_TAKEN + + + TRACE_jump_taken + + + + + MB_HALTED + + + TRACE_mb_halted + + + + + MEM_PIPERUN + + + TRACE_mem_piperun + + + + + MSR_REG + + + TRACE_msr_reg + + + + + NEW_REG_VALUE + + + TRACE_new_reg_value + + + + + OF_PIPERUN + + + TRACE_of_piperun + + + + + PC + + + TRACE_pc + + + + + PID_REG + + + TRACE_pid_reg + + + + + REG_ADDR + + + TRACE_reg_addr + + + + + REG_WRITE + + + TRACE_reg_write + + + + + VALID_INSTR + + + TRACE_valid_instr + + + + + + + + + xilinx_elaborateports + Elaborate Ports + :vivado.xilinx.com:elaborate.ports + + xilinx_elaborateports_view_fileset + + + + GENtimestamp + Tue May 14 10:50:49 UTC 2019 + + + outputProductCRC + 8:0a2c987f + + + + + xilinx_elaboratebd + Elaborate BD + :vivado.xilinx.com:elaborate.bd + + xilinx_elaboratebd_view_fileset + + + + GENtimestamp + Tue May 14 10:50:49 UTC 2019 + + + outputProductCRC + 8:0a2c987f + + + + + + + Clk + + in + + + std_logic + xilinx_elaborateports + + + + + + Reset + + in + + + std_logic + xilinx_elaborateports + + + + + + TRACE_data_access + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_data_address + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_data_byte_enable + + out + + 0 + 3 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_data_read + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_data_write + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_data_write_value + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_dcache_hit + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_dcache_rdy + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_dcache_read + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_dcache_req + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_delay_slot + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_ex_piperun + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_exception_kind + + out + + 0 + 4 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_exception_taken + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_icache_hit + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_icache_rdy + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_icache_req + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_instruction + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_jump_hit + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_jump_taken + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_mb_halted + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_mem_piperun + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_msr_reg + + out + + 0 + 14 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_new_reg_value + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_of_piperun + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_pc + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_pid_reg + + out + + 0 + 7 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_reg_addr + + out + + 0 + 4 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_reg_write + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_valid_instr + + out + + + std_logic + xilinx_elaborateports + + + + + + IO_addr_strobe + + out + + + std_logic + xilinx_elaborateports + + + + + + IO_address + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + IO_byte_enable + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + IO_read_data + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + 0 + + + + + IO_read_strobe + + out + + + std_logic + xilinx_elaborateports + + + + + + IO_ready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + IO_write_data + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + IO_write_strobe + + out + + + std_logic + xilinx_elaborateports + + + + + + + + + choice_list_ac75ef1e + Custom + + + choice_list_f585525a + 110 + 300 + 1200 + 2400 + 4800 + 9600 + 19200 + 38400 + 57600 + 115200 + 128000 + 230400 + 460800 + 921600 + + + choice_pairs_007f01e9 + 0 + 1 + 2 + 3 + 4 + 5 + 7 + 8 + 9 + + + choice_pairs_0d2d32a8 + 0 + 1 + 2 + + + choice_pairs_4847022f + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 8 + 9 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_5502e96b + 1 + 2 + 3 + 4 + + + choice_pairs_563648c8 + 0 + 1 + + + choice_pairs_5f1e379e + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + 9 + + + choice_pairs_7ba91213 + 0 + 1 + 2 + 3 + + + choice_pairs_f0f6eb36 + 0 + 1 + 2 + 3 + 4 + 6 + 7 + 8 + 9 + + + choice_pairs_f7e0b771 + 4096 + 8192 + 12288 + 16384 + 20480 + 24576 + 32768 + 36864 + 40960 + 49152 + 65536 + 69632 + 73728 + 81920 + 98304 + 131072 + + + choice_pairs_ffa336e4 + 0 + 1 + + + + + xilinx_elaborateports_view_fileset + + ../bd_0/bd_9f2c.bd + block_diagram + + + + xilinx_elaboratebd_view_fileset + + ../bd_0/bd_9f2c.bd + block_diagram + + + + MicroBlaze Micro Controller System (MCS) is a light-weight general purpose micro controller system, based on the MicroBlaze processor. It is primarily intended for simple control applications, where a hardware solution would be less flexible and more difficult to implement. Software development with the Xilinx Software Development Kit (SDK) is supported, including a software driver for the peripherals. Debugging including UART is available either via SDK or directly with the Xilinx Microprocessor Debugger. +The MCS consists of the processor itself, local memory with sizes ranging from 4KB to 128KB, up to 4 Fixed Interval Timers, up to 4 Programmable Interval Timers, up to 4 32-bit General Purpose Output ports, up to 4 32-bit General Purpose Input ports, and an Interrupt Controller with up to 16 external interrupt inputs. + + + + JTAG_CHAIN + Debug JTAG User-defined Register + 2 + + + + false + + + + + + MICROBLAZE_INSTANCE + MicroBlaze Instance Name + microblaze_0 + + + AVOID_PRIMITIVES + 0 + + + PATH + Instance Hierarchical Design Name + mcs_0 + + + FREQ + Input Clock Frequency (MHz) + 100.0 + + + OPTIMIZATION + Select MicroBlaze Optimization + 1 + + + DEBUG_ENABLED + Enable Debug Support + 0 + + + TRACE + Enable MicroBlaze Trace Bus + 1 + + + ECC + Error Correction Code + 0 + + + MEMSIZE + Memory Size + 98304 + + + USE_IO_BUS + Enable IO Bus + 1 + + + USE_UART_RX + Enable Receiver + 0 + + + + true + + + + + + USE_UART_TX + Enable Transmitter + 0 + + + + true + + + + + + UART_BAUDRATE + Define Baud Rate + 9600 + + + + false + + + + + + UART_PROG_BAUDRATE + Programmable Baud Rate + 0 + + + + false + + + + + + UART_DATA_BITS + Number of Data Bits + 8 + + + + false + + + + + + UART_USE_PARITY + Use Parity + 0 + + + + false + + + + + + UART_ODD_PARITY + Even or Odd Parity + 0 + + + + false + + + + + + UART_RX_INTERRUPT + Implement Receive Interrupt + 0 + + + + false + + + + + + UART_TX_INTERRUPT + Implement Transmit Interrupt + 0 + + + + false + + + + + + UART_ERROR_INTERRUPT + Implement Error Interrupt + 0 + + + + false + + + + + + USE_FIT1 + Use Timer + 0 + + + FIT1_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + false + + + + + + FIT1_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_FIT2 + Use Timer + 0 + + + FIT2_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + false + + + + + + FIT2_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_FIT3 + Use Timer + 0 + + + FIT3_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + false + + + + + + FIT3_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_FIT4 + Use Timer + 0 + + + FIT4_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + false + + + + + + FIT4_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_PIT1 + Use Timer + 0 + + + PIT1_SIZE + Number of Bits for Timer + 32 + + + + false + + + + + + PIT1_READABLE + Shall Counter Value Be Readable + 1 + + + + false + + + + + + PIT1_PRESCALER + Define Prescaler + 0 + + + + false + + + + + + PIT1_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_PIT2 + Use Timer + 0 + + + PIT2_SIZE + Number of Bits for Timer + 32 + + + + false + + + + + + PIT2_READABLE + Shall Counter Value Be Readable + 1 + + + + false + + + + + + PIT2_PRESCALER + Define Prescaler + 0 + + + + false + + + + + + PIT2_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_PIT3 + Use Timer + 0 + + + PIT3_SIZE + Number of Bits for Timer + 32 + + + + false + + + + + + PIT3_READABLE + Shall Counter Value Be Readable + 1 + + + + false + + + + + + PIT3_PRESCALER + Define Prescaler + 0 + + + + false + + + + + + PIT3_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_PIT4 + Use Timer + 0 + + + PIT4_SIZE + Number of Bits for Timer + 32 + + + + false + + + + + + PIT4_READABLE + Shall Counter Value Be Readable + 1 + + + + false + + + + + + PIT4_PRESCALER + Define Prescaler + 0 + + + + false + + + + + + PIT4_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_GPO1 + Use GPO + 0 + + + + true + + + + + + GPO1_SIZE + Number of Bits + 32 + + + + false + + + + + + GPO1_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + USE_GPO2 + Use GPO + 0 + + + + true + + + + + + GPO2_SIZE + Number of Bits + 32 + + + + false + + + + + + GPO2_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + USE_GPO3 + Use GPO + 0 + + + + true + + + + + + GPO3_SIZE + Number of Bits + 32 + + + + false + + + + + + GPO3_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + USE_GPO4 + Use GPO + 0 + + + + true + + + + + + GPO4_SIZE + Number of Bits + 32 + + + + false + + + + + + GPO4_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + USE_GPI1 + Use GPI + 0 + + + + true + + + + + + GPI1_SIZE + Number of Bits + 32 + + + + false + + + + + + GPI1_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_GPI2 + Use GPI + 0 + + + + true + + + + + + GPI2_SIZE + Number of Bits + 32 + + + + false + + + + + + GPI2_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_GPI3 + Use GPI + 0 + + + + true + + + + + + GPI3_SIZE + Number of Bits + 32 + + + + false + + + + + + GPI3_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_GPI4 + Use GPI + 0 + + + + true + + + + + + GPI4_SIZE + Number of Bits + 32 + + + + false + + + + + + GPI4_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + INTC_USE_EXT_INTR + Use External Interrupts + 0 + + + INTC_INTR_SIZE + Number of External Inputs + 1 + + + + false + + + + + + INTC_LEVEL_EDGE + Level or Edge of External Interrupts + 0x0000 + + + + false + + + + + + INTC_POSITIVE + Positive or Negative External Interrupts + 0xFFFF + + + + false + + + + + + INTC_ASYNC_INTR + Interrupts asynchronous + The setting of each bit in this option indicates whether the incoming interrupt is treated as asynchronous or not. 0 = Synchronous, 1 = Asynchronous. + 0xFFFF + + + + false + + + + + + INTC_NUM_SYNC_FF + Number of synchronization flip-flops + Number of synchronization flip-flops used to synchronize asynchronous interupt inputs + 2 + + + Component_Name + phy_ddr4_microblaze_mcs + + + USE_BOARD_FLOW + Generate Board based IO Constraints + false + + + CLK_BOARD_INTERFACE + Custom + + + + true + + + + + + RESET_BOARD_INTERFACE + Custom + + + + true + + + + + + GPIO1_BOARD_INTERFACE + Custom + + + + true + + + + + + GPIO2_BOARD_INTERFACE + Custom + + + + true + + + + + + GPIO3_BOARD_INTERFACE + Custom + + + + true + + + + + + GPIO4_BOARD_INTERFACE + Custom + + + + true + + + + + + UART_BOARD_INTERFACE + Custom + + + + true + + + + + + + + MicroBlaze MCS + + XPM_MEMORY + + 9 + + true + subcore + + + + + + + + + + + + + + + 2018.2 + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xci new file mode 100644 index 0000000..5201bc7 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xci @@ -0,0 +1,655 @@ + + + xilinx.com + xci + unknown + 1.0 + + + phy_ddr4_phy + + + 17 + 0 + 0 + 0 + 2 + HP_IO + 2 + X0Y11 + X0Y10 + X0Y70 + X0Y11 + 12 + DDR4_SDRAM + 0 + 0 + 0 + 1 + 1 + 10000 + 10 + 1 + 4 + 5 + 9 + 9 + 18 + 72 + {12{2'b00}} + { 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, + 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111101, + 15'b111111111111111, 15'b111111111111111 } + 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b +000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, + 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_000_000_000_000_000_000_001_000_001_001_001_001, 39'b001_001_001_000_000_001_001_001_00 +1_001_001_001_001, 39'b000_001_001_001_001_101_101_001_001_001_001_001_001 + false + 1 + 4 + 72 + 0 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + {{9{2'b11}}, {3{2'b00}}} + 12'b000000000000 + 1 + 3 + 1 + {13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b01111 +01111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0000000101111, 13'b1110011111111, + 13'b0111101111111 } + { 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, + 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b000000_00_10111_11, + 15'b111001_11_11111_11, 15'b011111_11_11111_11 } + {12{2'b11}} + FALSE + 1 + { 13'b0000011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000 +011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000000101111, 13'b1110011111111, + 13'b0111111111111 } + 1 + 0 + 4 + 1500 + 2 + 5 + 10 + 60 + 256 + DDR4_SDRAM + 15 + 9 + VCO + 10 + 9 + true + false + 1 + NONE + 72 + false + 0 + No + 10000 + 833 + MTA18ASF2G72PZ-2G3 + RDIMMs + 1.2V + 4:1 + false + false + Single + 1 + 1500 + 0.84 + no_file_loaded + false + 0 + 0 + 0 + 0 + NONE + phy_ddr4_phy + false + Disable + false + 1 + 1 + false + Phy_Only_Single + false + BFM + Differential + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 0 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xml new file mode 100644 index 0000000..8d31e62 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/ip_1/phy_ddr4_phy.xml @@ -0,0 +1,4864 @@ + + + xilinx.com + customized_ip + phy_ddr4_phy + 1.0 + + + + sys_clk_p + + in + + + wire + dummy_view + + + + 0 + + + + + + true + + + + + + sys_clk_n + + in + + + wire + dummy_view + + + + 0 + + + + + + true + + + + + + sys_clk_i + + in + + + wire + dummy_view + + + + 0 + + + + + + false + + + + + + mmcm_lock + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + pllGate + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + div_clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + div_clk_rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + riu_clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + riu_clk_rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + pll_lock + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + sys_clk_in + + out + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mmcm_clk_in + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + mcal_ACT_n + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_CAS_n + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_RAS_n + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_WE_n + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_ADR + + in + + 135 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_BA + + in + + 15 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_C + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_CKE + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_CS_n + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_ODT + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_PAR + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_DMOut_n + + in + + 71 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_DQOut + + in + + 575 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_DQSOut + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rden_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rden_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_wrcs0_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_wrcs1_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_wrcs0_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_wrcs1_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rdcs0_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rdcs1_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rdcs0_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rdcs1_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_odt_upp + + in + + 62 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_odt_low + + in + + 62 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_t_b_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_t_b_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_rd_vref_value + + in + + 62 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_DMOut_n + + in + + 71 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_DQOut + + in + + 575 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_DQSOut + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rden_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rden_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_wrcs0_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_wrcs1_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_wrcs0_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_wrcs1_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rdcs0_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rdcs1_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rdcs0_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rdcs1_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_odt_upp + + in + + 62 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_odt_low + + in + + 62 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_t_b_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_t_b_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_fifo_rden + + in + + 116 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_fifo_rden + + in + + 116 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_DMIn_n + + out + + 71 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + mcal_DQIn + + out + + 575 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + phy_ready_riuclk + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + bisc_complete_riuclk + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + phy2clb_rd_dq_bits + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + bisc_byte + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + cal_RESET_n + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + en_vtc_riuclk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ub_rst_out_riuclk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + riu2clb_vld_read_data + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + riu_nibble_8 + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + riu_addr_cal + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + riu2clb_valid_riuclk + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + io_addr_strobe_clb2riu_riuclk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + io_address_riuclk + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + io_write_data_riuclk + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + io_write_strobe_riuclk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + phy2clb_fixdly_rdy_low_riuclk + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + phy2clb_fixdly_rdy_upp_riuclk + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + phy2clb_phy_rdy_upp_riuclk + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + phy2clb_phy_rdy_low_riuclk + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + dbg_bus + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_act_n + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_adr + + out + + 16 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_ba + + out + + 1 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_bg + + out + + 1 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_c + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_cke + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_odt + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_parity + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_cs_n + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_ck_t + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_ck_c + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_reset_n + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_dm_dbi_n + + inout + + 8 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + mcal_CK_c + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_CK_t + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ddr4_dq + + inout + + 71 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_dqs_c + + inout + + 17 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_dqs_t + + inout + + 17 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + mcal_BG + + in + + 15 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + + + C0.ControllerType + ControllerType + DDR4_SDRAM + + + BANK_TYPE + Bank Type + HP_IO + + + ADDR_WIDTH + ADDR WIDTH + 17 + + + BANK_WIDTH + BANK WIDTH + 2 + + + BANK_GROUP_WIDTH + BANK GROUP WIDTH + 2 + + + LR_WIDTH + LR WIDTH + 1 + + + CKE_WIDTH + CKE WIDTH + 1 + + + COLUMN_WIDTH + COLUMN WIDTH + 10 + + + CS_WIDTH + CS WIDTH + 1 + + + ODT_WIDTH + ODT WIDTH + 1 + + + DQ_WIDTH + DQ WIDTH + 72 + + + DQS_WIDTH + DQS WIDTH + 18 + + + DM_WIDTH + DM WIDTH + 9 + + + MR0 + Mode register_0 value + 0 + + + MR2 + Mode register_0 value + 0 + + + tCK + tCK + 1500 + + + tXPR + tXPR + 60 + + + nCK_PER_CLK + nCK PER CLK + 4 + + + tMRD + tMRD + 2 + + + tZQINIT + tZQINIT + 256 + + + MEM_COMP_WIDTH + MEM COMP WIDTH + 4 + + + MEM_DEVICE_WIDTH + MEMORY DEVICE WIDTH + 72 + + + PLL_WIDTH + PLL WIDTH + 3 + + + IOBTYPE + IOBTYPE + 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b +000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, + 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_011_011_011_011_111_111_011_011_011_011_111_111, 39'b000_000_000_000_000_000_000_001_000_001_001_001_001, 39'b001_001_001_000_000_001_001_001_00 +1_001_001_001_001, 39'b000_001_001_001_001_101_101_001_001_001_001_001_001 + + + BYTES + BYTES + 12 + + + DBYTES + DBYTES + 9 + + + PING_PONG_CH1_BYTES_MAP + PING_PONG_CH1_BYTES_MAP + 12'b000000000000 + + + PING_PONG_PHY + PING PONG PHY + 1 + + + RX_DATA_TYPE + RX DATA TYPE + { 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, + 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b011110_11_11110_11, 15'b000000_00_10111_11, + 15'b111001_11_11111_11, 15'b011111_11_11111_11 } + + + INIT + INIT + { 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, + 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111101, + 15'b111111111111111, 15'b111111111111111 } + + + SELF_CALIBRATE + SELF CALIBRATE + {12{2'b11}} + + + TX_OUTPUT_PHASE_90 + TX OUTPUT PHASE 90 + { 13'b0000011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000 +011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000011000011, 13'b0000000101111, 13'b1110011111111, + 13'b0111111111111 } + + + RXTX_BITSLICE_EN + RXTX BITSLICE EN + {13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b01111 +01111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0000000101111, 13'b1110011111111, + 13'b0111101111111 } + + + EN_OTHER_PN_CLOCK_PARAM + EN OTHER PN CLOCK PARAM + {12{2'b00}} + + + PHY_BYTE_ALLOC_PARAM + PHY BYTE ALLOC PARAM + {{9{2'b11}}, {3{2'b00}}} + + + DATA_BUF_ADDR_WIDTH + DATA BUF ADDR WIDTH + 5 + + + CLKIN_PERIOD + CLKIN PERIOD + 10000 + + + MEM_TYPE + MEM TYPE + 0 + + + AXI_ID_WIDTH + AXI ID WIDTH + 0 + + + AXI_DATA_WIDTH + AXI DATA WIDTH + 0 + + + AXI_ADDR_WIDTH + AXI ADDR WIDTH + 0 + + + USE_DM_PORT + USE DM PORT + 0 + + + BUFG_LOC_1 + BUFG LOC 1 + X0Y70 + + + BUFG_LOC_2 + BUFG LOC 2 + X0Y11 + + + BUFG_DIV_LOC_1 + BUFG DIV LOC 1 + X0Y11 + + + BUFG_DIV_LOC_2 + BUFG DIV LOC 2 + X0Y10 + + + PBLOCK_SLICE_LOC + PBLOCK SLICE LOC + 0 + + + PBLOCK_RAMB36_LOC + PBLOCK RAMB36 LOC + 0 + + + PBLOCK_RAMB18_LOC + PBLOCK RAMB18 LOC + 0 + + + PBLOCK_SLICE_LOC_SC + PBLOCK SLICE LOC SC + 0 + + + PBLOCK_RAMB36_LOC_SC + PBLOCK RAMB36 LOC SC + 0 + + + PBLOCK_RAMB18_LOC_SC + PBLOCK RAMB18 LOC SC + 0 + + + MMCM_IDX_BANK + MMCM IDX BANK + 1 + + + CENTER_BANK_CLOCK_REGION + CENTER BANK CLOCK REGION + 0 + + + CENTER_BANK_MMCME3_ADV_SITE + CENTER BANK MMCME3 ADV SITE + 0 + + + SYSCLK_CENTER_INFO + SYSCLK_CENTER_INFO + FALSE + + + tWR + tWR + 10 + + + tRTP + tRTP + 5 + + + RANK_WIDTH + RANK WIDTH + 1 + + + CK_WIDTH + CK WIDTH + 1 + + + DATABITS_PER_STROBE + DATABITS PER STROBE + 4 + + + USE_CS_PORT + USE CS PORT + 1 + + + CA_MIRROR + CA MIRROR + 0 + + + IS_CUSTOM + IS CUSTOM + false + + + Slot + Slot + 1 + + + + + + phy_ddr4_phy + + + + PHY for DDR4 interfaces for Ultrascale Architecture + + + C0.ControllerType + DDR4_SDRAM + + + IS_FROM_PHY + 1 + + + Phy_Only + Phy_Only_Single + + + No_Controller + 1 + + + Default_Bank_Selections + Default Bank Selections + false + + + Debug_Signal + Disable + + + Simulation_Mode + BFM + + + PARTIAL_RECONFIG_FLOW_MIG + false + + + CLKOUT1_DIVIDE + 0 + + + CLKOUT2_DIVIDE + 0 + + + CLKOUT3_DIVIDE + 0 + + + CLKOUT4_DIVIDE + 0 + + + System_Clock + Differential + + + RECONFIG_XSDB_SAVE_RESTORE + false + + + DIFF_TERM_SYSCLK + false + + + C0.DDR4_TimePeriod + 1500 + + + C0.DDR4_InputClockPeriod + 10000 + + + C0.DDR4_CLKFBOUT_MULT + 15 + + + C0.DDR4_DIVCLK_DIVIDE + 1 + + + C0.DDR4_CLKOUT0_DIVIDE + 9 + + + C0.DDR4_PhyClockRatio + 4:1 + + + C0.DDR4_MemoryType + RDIMMs + + + C0.DDR4_MemoryPart + MTA18ASF2G72PZ-2G3 + + + C0.DDR4_Slot + Single + + + C0.DDR4_MemoryVoltage + 1.2V + + + C0.DDR4_DataWidth + 72 + + + C0.DDR4_DataMask + NONE + + + C0.DDR4_Ecc + false + + + C0.DDR4_CasLatency + 10 + + + C0.DDR4_CasWriteLatency + 9 + + + C0.DDR4_ChipSelect + true + + + C0.DDR4_isCKEShared + false + + + C0.DDR4_CLKOUTPHY_MODE + CLKOUTPHY MODE + VCO + + + C0.DDR4_HR_MIN_FREQ + High Range Supported frequency + 0 + + + C0.DDR4_MIN_PERIOD + Memory Min Period + 833 + + + C0.DDR4_IS_FASTER_SPEED_RAM + Indicates Faster Speed RAM Support + No + + + C0.DDR4_VrefVoltage + Vref Voltage + 0.84 + + + C0.DDR4_customPartAbsPath + no_file_loaded + + + C0.DDR4_StackHeight + 1 + + + CUSTOM_PART_ATTRIBUTES + NONE + + + C0.DDR4_SELF_REFRESH + false + + + C0.DDR4_SAVE_RESTORE + false + + + C0.DDR4_Clamshell + false + + + c0_dq_0 + NONE + + + c0_dq_1 + NONE + + + c0_dq_2 + NONE + + + c0_dq_3 + NONE + + + c0_dq_4 + NONE + + + c0_dq_5 + NONE + + + c0_dq_6 + NONE + + + c0_dq_7 + NONE + + + c0_dq_8 + NONE + + + c0_dq_9 + NONE + + + c0_dq_10 + NONE + + + c0_dq_11 + NONE + + + c0_dq_12 + NONE + + + c0_dq_13 + NONE + + + c0_dq_14 + NONE + + + c0_dq_15 + NONE + + + c0_dq_16 + NONE + + + c0_dq_17 + NONE + + + c0_dq_18 + NONE + + + c0_dq_19 + NONE + + + c0_dq_20 + NONE + + + c0_dq_21 + NONE + + + c0_dq_22 + NONE + + + c0_dq_23 + NONE + + + c0_dq_24 + NONE + + + c0_dq_25 + NONE + + + c0_dq_26 + NONE + + + c0_dq_27 + NONE + + + c0_dq_28 + NONE + + + c0_dq_29 + NONE + + + c0_dq_30 + NONE + + + c0_dq_31 + NONE + + + c0_dq_32 + NONE + + + c0_dq_33 + NONE + + + c0_dq_34 + NONE + + + c0_dq_35 + NONE + + + c0_dq_36 + NONE + + + c0_dq_37 + NONE + + + c0_dq_38 + NONE + + + c0_dq_39 + NONE + + + c0_dq_40 + NONE + + + c0_dq_41 + NONE + + + c0_dq_42 + NONE + + + c0_dq_43 + NONE + + + c0_dq_44 + NONE + + + c0_dq_45 + NONE + + + c0_dq_46 + NONE + + + c0_dq_47 + NONE + + + c0_dq_48 + NONE + + + c0_dq_49 + NONE + + + c0_dq_50 + NONE + + + c0_dq_51 + NONE + + + c0_dq_52 + NONE + + + c0_dq_53 + NONE + + + c0_dq_54 + NONE + + + c0_dq_55 + NONE + + + c0_dq_56 + NONE + + + c0_dq_57 + NONE + + + c0_dq_58 + NONE + + + c0_dq_59 + NONE + + + c0_dq_60 + NONE + + + c0_dq_61 + NONE + + + c0_dq_62 + NONE + + + c0_dq_63 + NONE + + + c0_dq_64 + NONE + + + c0_dq_65 + NONE + + + c0_dq_66 + NONE + + + c0_dq_67 + NONE + + + c0_dq_68 + NONE + + + c0_dq_69 + NONE + + + c0_dq_70 + NONE + + + c0_dq_71 + NONE + + + c0_dq_72 + NONE + + + c0_dq_73 + NONE + + + c0_dq_74 + NONE + + + c0_dq_75 + NONE + + + c0_dq_76 + NONE + + + c0_dq_77 + NONE + + + c0_dq_78 + NONE + + + c0_dq_79 + NONE + + + c0_dq_80 + NONE + + + c0_dq_81 + NONE + + + c0_dq_82 + NONE + + + c0_dq_83 + NONE + + + c0_dq_84 + NONE + + + c0_dq_85 + NONE + + + c0_dq_86 + NONE + + + c0_dq_87 + NONE + + + c0_dq_88 + NONE + + + c0_dq_89 + NONE + + + c0_dq_90 + NONE + + + c0_dq_91 + NONE + + + c0_dq_92 + NONE + + + c0_dq_93 + NONE + + + c0_dq_94 + NONE + + + c0_dq_95 + NONE + + + c0_dq_96 + NONE + + + c0_dq_97 + NONE + + + c0_dq_98 + NONE + + + c0_dq_99 + NONE + + + c0_dq_100 + NONE + + + c0_dq_101 + NONE + + + c0_dq_102 + NONE + + + c0_dq_103 + NONE + + + c0_dq_104 + NONE + + + c0_dq_105 + NONE + + + c0_dq_106 + NONE + + + c0_dq_107 + NONE + + + c0_dq_108 + NONE + + + c0_dq_109 + NONE + + + c0_dq_110 + NONE + + + c0_dq_111 + NONE + + + c0_dq_112 + NONE + + + c0_dq_113 + NONE + + + c0_dq_114 + NONE + + + c0_dq_115 + NONE + + + c0_dq_116 + NONE + + + c0_dq_117 + NONE + + + c0_dq_118 + NONE + + + c0_dq_119 + NONE + + + c0_dq_120 + NONE + + + c0_dq_121 + NONE + + + c0_dq_122 + NONE + + + c0_dq_123 + NONE + + + c0_dq_124 + NONE + + + c0_dq_125 + NONE + + + c0_dq_126 + NONE + + + c0_dq_127 + NONE + + + c0_dq_128 + NONE + + + c0_dq_129 + NONE + + + c0_dq_130 + NONE + + + c0_dq_131 + NONE + + + c0_dq_132 + NONE + + + c0_dq_133 + NONE + + + c0_dq_134 + NONE + + + c0_dq_135 + NONE + + + c0_dq_136 + NONE + + + c0_dq_137 + NONE + + + c0_dq_138 + NONE + + + c0_dq_139 + NONE + + + c0_dq_140 + NONE + + + c0_dq_141 + NONE + + + c0_dq_142 + NONE + + + c0_dq_143 + NONE + + + c0_adr_0 + NONE + + + c0_adr_1 + NONE + + + c0_adr_2 + NONE + + + c0_adr_3 + NONE + + + c0_adr_4 + NONE + + + c0_adr_5 + NONE + + + c0_adr_6 + NONE + + + c0_adr_7 + NONE + + + c0_adr_8 + NONE + + + c0_adr_9 + NONE + + + c0_adr_10 + NONE + + + c0_adr_11 + NONE + + + c0_adr_12 + NONE + + + c0_adr_13 + NONE + + + c0_adr_14 + NONE + + + c0_adr_15 + NONE + + + c0_adr_16 + NONE + + + c0_adr_17 + NONE + + + c0_adr_18 + NONE + + + c0_adr_19 + NONE + + + c0_adr_20 + NONE + + + c0_adr_21 + NONE + + + c0_addr_0 + NONE + + + c0_addr_1 + NONE + + + c0_addr_2 + NONE + + + c0_addr_3 + NONE + + + c0_addr_4 + NONE + + + c0_addr_5 + NONE + + + c0_addr_6 + NONE + + + c0_addr_7 + NONE + + + c0_addr_8 + NONE + + + c0_addr_9 + NONE + + + c0_addr_10 + NONE + + + c0_addr_11 + NONE + + + c0_addr_12 + NONE + + + c0_addr_13 + NONE + + + c0_addr_14 + NONE + + + c0_addr_15 + NONE + + + c0_addr_16 + NONE + + + c0_addr_17 + NONE + + + c0_addr_18 + NONE + + + c0_addr_19 + NONE + + + c0_addr_20 + NONE + + + c0_addr_21 + NONE + + + c0_dm_0 + NONE + + + c0_dm_1 + NONE + + + c0_dm_2 + NONE + + + c0_dm_3 + NONE + + + c0_dm_4 + NONE + + + c0_dm_5 + NONE + + + c0_dm_6 + NONE + + + c0_dm_7 + NONE + + + c0_dm_8 + NONE + + + c0_dm_9 + NONE + + + c0_dm_10 + NONE + + + c0_dm_11 + NONE + + + c0_dm_12 + NONE + + + c0_dm_13 + NONE + + + c0_dm_14 + NONE + + + c0_dm_15 + NONE + + + c0_dm_16 + NONE + + + c0_dm_17 + NONE + + + c0_dm_18 + NONE + + + c0_dm_19 + NONE + + + c0_dm_20 + NONE + + + c0_dm_21 + NONE + + + c0_dm_22 + NONE + + + c0_dm_23 + NONE + + + c0_dm_24 + NONE + + + c0_dm_25 + NONE + + + c0_dm_26 + NONE + + + c0_dm_27 + NONE + + + c0_dm_28 + NONE + + + c0_dm_29 + NONE + + + c0_dm_30 + NONE + + + c0_dm_31 + NONE + + + c0_dm_32 + NONE + + + c0_dm_33 + NONE + + + c0_dm_34 + NONE + + + c0_dm_35 + NONE + + + c0_dm_dbi_n_0 + NONE + + + c0_dm_dbi_n_1 + NONE + + + c0_dm_dbi_n_2 + NONE + + + c0_dm_dbi_n_3 + NONE + + + c0_dm_dbi_n_4 + NONE + + + c0_dm_dbi_n_5 + NONE + + + c0_dm_dbi_n_6 + NONE + + + c0_dm_dbi_n_7 + NONE + + + c0_dm_dbi_n_8 + NONE + + + c0_dm_dbi_n_9 + NONE + + + c0_dm_dbi_n_10 + NONE + + + c0_dm_dbi_n_11 + NONE + + + c0_dm_dbi_n_12 + NONE + + + c0_dm_dbi_n_13 + NONE + + + c0_dm_dbi_n_14 + NONE + + + c0_dm_dbi_n_15 + NONE + + + c0_dm_dbi_n_16 + NONE + + + c0_dm_dbi_n_17 + NONE + + + c0_dm_dbi_n_18 + NONE + + + c0_dm_dbi_n_19 + NONE + + + c0_dm_dbi_n_20 + NONE + + + c0_dm_dbi_n_21 + NONE + + + c0_dm_dbi_n_22 + NONE + + + c0_dm_dbi_n_23 + NONE + + + c0_dm_dbi_n_24 + NONE + + + c0_dm_dbi_n_25 + NONE + + + c0_dm_dbi_n_26 + NONE + + + c0_dm_dbi_n_27 + NONE + + + c0_dm_dbi_n_28 + NONE + + + c0_dm_dbi_n_29 + NONE + + + c0_dm_dbi_n_30 + NONE + + + c0_dm_dbi_n_31 + NONE + + + c0_dm_dbi_n_32 + NONE + + + c0_dm_dbi_n_33 + NONE + + + c0_dm_dbi_n_34 + NONE + + + c0_dm_dbi_n_35 + NONE + + + c0_dqs_t_0 + NONE + + + c0_dqs_t_1 + NONE + + + c0_dqs_t_2 + NONE + + + c0_dqs_t_3 + NONE + + + c0_dqs_t_4 + NONE + + + c0_dqs_t_5 + NONE + + + c0_dqs_t_6 + NONE + + + c0_dqs_t_7 + NONE + + + c0_dqs_t_8 + NONE + + + c0_dqs_t_9 + NONE + + + c0_dqs_t_10 + NONE + + + c0_dqs_t_11 + NONE + + + c0_dqs_t_12 + NONE + + + c0_dqs_t_13 + NONE + + + c0_dqs_t_14 + NONE + + + c0_dqs_t_15 + NONE + + + c0_dqs_t_16 + NONE + + + c0_dqs_t_17 + NONE + + + c0_dqs_t_18 + NONE + + + c0_dqs_t_19 + NONE + + + c0_dqs_t_20 + NONE + + + c0_dqs_t_21 + NONE + + + c0_dqs_t_22 + NONE + + + c0_dqs_t_23 + NONE + + + c0_dqs_t_24 + NONE + + + c0_dqs_t_25 + NONE + + + c0_dqs_t_26 + NONE + + + c0_dqs_t_27 + NONE + + + c0_dqs_t_28 + NONE + + + c0_dqs_t_29 + NONE + + + c0_dqs_t_30 + NONE + + + c0_dqs_t_31 + NONE + + + c0_dqs_t_32 + NONE + + + c0_dqs_t_33 + NONE + + + c0_dqs_t_34 + NONE + + + c0_dqs_t_35 + NONE + + + c0_dqs_c_0 + NONE + + + c0_dqs_c_1 + NONE + + + c0_dqs_c_2 + NONE + + + c0_dqs_c_3 + NONE + + + c0_dqs_c_4 + NONE + + + c0_dqs_c_5 + NONE + + + c0_dqs_c_6 + NONE + + + c0_dqs_c_7 + NONE + + + c0_dqs_c_8 + NONE + + + c0_dqs_c_9 + NONE + + + c0_dqs_c_10 + NONE + + + c0_dqs_c_11 + NONE + + + c0_dqs_c_12 + NONE + + + c0_dqs_c_13 + NONE + + + c0_dqs_c_14 + NONE + + + c0_dqs_c_15 + NONE + + + c0_dqs_c_16 + NONE + + + c0_dqs_c_17 + NONE + + + c0_dqs_c_18 + NONE + + + c0_dqs_c_19 + NONE + + + c0_dqs_c_20 + NONE + + + c0_dqs_c_21 + NONE + + + c0_dqs_c_22 + NONE + + + c0_dqs_c_23 + NONE + + + c0_dqs_c_24 + NONE + + + c0_dqs_c_25 + NONE + + + c0_dqs_c_26 + NONE + + + c0_dqs_c_27 + NONE + + + c0_dqs_c_28 + NONE + + + c0_dqs_c_29 + NONE + + + c0_dqs_c_30 + NONE + + + c0_dqs_c_31 + NONE + + + c0_dqs_c_32 + NONE + + + c0_dqs_c_33 + NONE + + + c0_dqs_c_34 + NONE + + + c0_dqs_c_35 + NONE + + + c0_dqs_n_0 + NONE + + + c0_dqs_n_1 + NONE + + + c0_dqs_n_2 + NONE + + + c0_dqs_n_3 + NONE + + + c0_dqs_n_4 + NONE + + + c0_dqs_n_5 + NONE + + + c0_dqs_n_6 + NONE + + + c0_dqs_n_7 + NONE + + + c0_dqs_n_8 + NONE + + + c0_dqs_n_9 + NONE + + + c0_dqs_n_10 + NONE + + + c0_dqs_n_11 + NONE + + + c0_dqs_n_12 + NONE + + + c0_dqs_n_13 + NONE + + + c0_dqs_n_14 + NONE + + + c0_dqs_n_15 + NONE + + + c0_dqs_n_16 + NONE + + + c0_dqs_n_17 + NONE + + + c0_dqs_n_18 + NONE + + + c0_dqs_n_19 + NONE + + + c0_dqs_n_20 + NONE + + + c0_dqs_n_21 + NONE + + + c0_dqs_n_22 + NONE + + + c0_dqs_n_23 + NONE + + + c0_dqs_n_24 + NONE + + + c0_dqs_n_25 + NONE + + + c0_dqs_n_26 + NONE + + + c0_dqs_n_27 + NONE + + + c0_dqs_n_28 + NONE + + + c0_dqs_n_29 + NONE + + + c0_dqs_n_30 + NONE + + + c0_dqs_n_31 + NONE + + + c0_dqs_n_32 + NONE + + + c0_dqs_n_33 + NONE + + + c0_dqs_n_34 + NONE + + + c0_dqs_n_35 + NONE + + + c0_dqs_p_0 + NONE + + + c0_dqs_p_1 + NONE + + + c0_dqs_p_2 + NONE + + + c0_dqs_p_3 + NONE + + + c0_dqs_p_4 + NONE + + + c0_dqs_p_5 + NONE + + + c0_dqs_p_6 + NONE + + + c0_dqs_p_7 + NONE + + + c0_dqs_p_8 + NONE + + + c0_dqs_p_9 + NONE + + + c0_dqs_p_10 + NONE + + + c0_dqs_p_11 + NONE + + + c0_dqs_p_12 + NONE + + + c0_dqs_p_13 + NONE + + + c0_dqs_p_14 + NONE + + + c0_dqs_p_15 + NONE + + + c0_dqs_p_16 + NONE + + + c0_dqs_p_17 + NONE + + + c0_dqs_p_18 + NONE + + + c0_dqs_p_19 + NONE + + + c0_dqs_p_20 + NONE + + + c0_dqs_p_21 + NONE + + + c0_dqs_p_22 + NONE + + + c0_dqs_p_23 + NONE + + + c0_dqs_p_24 + NONE + + + c0_dqs_p_25 + NONE + + + c0_dqs_p_26 + NONE + + + c0_dqs_p_27 + NONE + + + c0_dqs_p_28 + NONE + + + c0_dqs_p_29 + NONE + + + c0_dqs_p_30 + NONE + + + c0_dqs_p_31 + NONE + + + c0_dqs_p_32 + NONE + + + c0_dqs_p_33 + NONE + + + c0_dqs_p_34 + NONE + + + c0_dqs_p_35 + NONE + + + c0_ba_0 + NONE + + + c0_ba_1 + NONE + + + c0_ba_2 + NONE + + + c0_ba_3 + NONE + + + c0_bg_0 + NONE + + + c0_bg_1 + NONE + + + c0_bg_2 + NONE + + + c0_c_0 + NONE + + + c0_c_1 + NONE + + + c0_c_2 + NONE + + + c0_cke_0 + NONE + + + c0_cke_1 + NONE + + + c0_cke_2 + NONE + + + c0_cke_3 + NONE + + + c0_ck_p_0 + NONE + + + c0_ck_p_1 + NONE + + + c0_ck_p_2 + NONE + + + c0_ck_p_3 + NONE + + + c0_ck_n_0 + NONE + + + c0_ck_n_1 + NONE + + + c0_ck_n_2 + NONE + + + c0_ck_n_3 + NONE + + + c0_cs_n_0 + NONE + + + c0_cs_n_1 + NONE + + + c0_cs_n_2 + NONE + + + c0_cs_n_3 + NONE + + + c0_odt_0 + NONE + + + c0_odt_1 + NONE + + + c0_odt_2 + NONE + + + c0_odt_3 + NONE + + + c0_ck_t_0 + NONE + + + c0_ck_t_1 + NONE + + + c0_ck_t_2 + NONE + + + c0_ck_t_3 + NONE + + + c0_ck_c_0 + NONE + + + c0_ck_c_1 + NONE + + + c0_ck_c_2 + NONE + + + c0_ck_c_3 + NONE + + + c0_reset_n + NONE + + + c0_act_n + NONE + + + c0_ras_n + NONE + + + c0_cas_n + NONE + + + c0_we_n + NONE + + + c0_parity + NONE + + + c0_ck_p + NONE + + + c0_ck_n + NONE + + + c0_cs_n + NONE + + + sys_rst + NONE + + + c0_sys_clk_n + NONE + + + c0_sys_clk_p + NONE + + + c0_data_compare_error + NONE + + + c0_init_calib_complete + NONE + + + Component_Name + phy_ddr4_phy + + + + + DDR4 SDRAM PHY IP + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xci new file mode 100644 index 0000000..21be212 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xci @@ -0,0 +1,406 @@ + + + xilinx.com + xci + unknown + 1.0 + + + phy_ddr4 + + + + + + + + + + + + + + + TDM + 8 + false + 11 + 11 + true + + true + 8 + + COMPONENTS + ROW_COLUMN_BANK + Single + 1250 + + 1 + 0 + 0 + 0 + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + false + 100000000 + + + + 100000000 + 0.000 + 31 + 576 + 72 + X0Y11 + X0Y10 + X0Y70 + X0Y11 + 0 + 0 + DDR4_SDRAM + 17 + 0 + 0 + 32 + 64 + 4 + 2 + 2 + 0 + 0 + 0 + 1 + 1 + 0 + 15 + 10000 + 9 + 0 + VCO + 10 + 8Gb + 31 + 1 + 0 + 0 + 4 + 0 + 0 + 938 + 1 + 9 + 18 + 72 + 0 + 1.2V + false + No + 1600 + 0 + 0 + MTA18ASF2G72PZ-2G3 + RDIMMs + 4 + 16GB + 8 + 8192 + 72 + 17179869184 + 833 + DDR4_833_Timing + 0 + 0 + 1 + 0 + 1 + 17 + 0 + 0 + 083 + 1 + 1 + 166500000 + 1 + 0 + 0.84 + 0 + 4 + 1 + 5 + 1500 + 0 + 9 + 16 + 2 + 22 + 10 + 5200 + 234 + 80 + 10 + + 4 + 3 + 4 + 5 + 10 + + 5 + 2 + 60 + 128 + 0 + 256 + DDR4 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + FALSE + 10000 + 0 + 0 + 0 + 0 + 0 + 0 + NONE + Disable + 1 + 0.0 + 0 + 0.0 + 0 + 0.0 + 0 + 0.0 + 0 + 1 + 0 + None + None + None + None + 0 + 17 + 2 + 1 + 1 + 1 + DDR4_SDRAM + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + false + false + 32 + RD_PRI_REG + 64 + 4 + false + false + 0 + 0 + 0 + 0 + 8 + Sequential + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 15 + 9 + 0 + 0 + 0 + 0 + 512 + 10 + 9 + true + false + no_file_loaded + 1 + NONE + 72 + false + 10000 + 0 + 0 + false + ROW_COLUMN_BANK + MainMemory + MTA18ASF2G72PZ-2G3 + RDIMMs + 1.2V + 0 + 0 + 0 + 0 + RZQ/6 + Normal + RZQ/7 + 0 + 4:1 + false + false + Single + false + 1500 + false + false + false + 1 + false + 1 + 1 + Custom + Custom + false + phy_ddr4 + false + false + Disable + false + true + SIMPLE_TG + OFF + false + 1 + false + 1 + false + 1 + Phy_Only_Single + false + Custom + Differential + false + BFM + Differential + false + false + false + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 5 + TRUE + . + + . + 2018.2 + OUT_OF_CONTEXT + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xml new file mode 100644 index 0000000..acc5fa7 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4/phy_ddr4.xml @@ -0,0 +1,8571 @@ + + + xilinx.com + customized_ip + phy_ddr4 + 1.0 + + + C0_SYS_CLK + + + + true + + + + CLK_N + + + c0_sys_clk_n + + + + + CLK_P + + + c0_sys_clk_p + + + + + + BOARD.ASSOCIATED_PARAM + C0_CLOCK_BOARD_INTERFACE + + + CAN_DEBUG + false + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + + + + true + + + + + + C0_SYS_CLK_I + + + + true + + + + CLK + + + c0_sys_clk_i + + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + C0_DDR4 + + + + true + + + + ACT_N + + + c0_ddr4_act_n + + + + + ADR + + + c0_ddr4_adr + + + + + BA + + + c0_ddr4_ba + + + + + BG + + + c0_ddr4_bg + + + + + C_ID + + + c0_ddr4_c + + + + + CK_C + + + c0_ddr4_ck_c + + + + + CK_T + + + c0_ddr4_ck_t + + + + + CKE + + + c0_ddr4_cke + + + + + CS_N + + + c0_ddr4_cs_n + + + + + DM_N + + + c0_ddr4_dm_dbi_n + + + + + DQ + + + c0_ddr4_dq + + + + + DQS_C + + + c0_ddr4_dqs_c + + + + + DQS_T + + + c0_ddr4_dqs_t + + + + + ODT + + + c0_ddr4_odt + + + + + PAR + + + c0_ddr4_parity + + + + + RESET_N + + + c0_ddr4_reset_n + + + + + + BOARD.ASSOCIATED_PARAM + C0_DDR4_BOARD_INTERFACE + + + CAN_DEBUG + false + + + none + + + + + TIMEPERIOD_PS + 1250 + + + none + + + + + MEMORY_TYPE + COMPONENTS + + + none + + + + + MEMORY_PART + + + + none + + + + + DATA_WIDTH + 8 + + + none + + + + + CS_ENABLED + true + + + none + + + + + DATA_MASK_ENABLED + true + + + none + + + + + SLOT + Single + + + none + + + + + CUSTOM_PARTS + + + + none + + + + + MEM_ADDR_MAP + ROW_COLUMN_BANK + + + none + + + + + BURST_LENGTH + 8 + + + none + + + + + AXI_ARBITRATION_SCHEME + TDM + + + none + + + + + CAS_LATENCY + 11 + + + none + + + + + CAS_WRITE_LATENCY + 11 + + + none + + + + + + + + false + + + + + + C0_DDR4_APP + + + + true + + + + APP_ADDR + + + c0_ddr4_app_addr + + + + + APP_AUTOPRECHARGE + + + c0_ddr4_app_autoprecharge + + + + + APP_CMD + + + c0_ddr4_app_cmd + + + + + APP_CORRECT_EN_I + + + c0_ddr4_app_correct_en_i + + + + + APP_DBG_OUT + + + c0_ddr4_app_dbg_out + + + + + APP_EN + + + c0_ddr4_app_en + + + + + APP_HI_PRI + + + c0_ddr4_app_hi_pri + + + + + APP_MEM_INIT_SKIP + + + c0_ddr4_app_mem_init_skip + + + + + APP_RD_DATA + + + c0_ddr4_app_rd_data + + + + + APP_RD_DATA_END + + + c0_ddr4_app_rd_data_end + + + + + APP_RD_DATA_VALID + + + c0_ddr4_app_rd_data_valid + + + + + APP_RDY + + + c0_ddr4_app_rdy + + + + + APP_REF_ACK + + + c0_ddr4_app_ref_ack + + + + + APP_REF_REQ + + + c0_ddr4_app_ref_req + + + + + APP_RESTORE_COMPLETE + + + c0_ddr4_app_restore_complete + + + + + APP_RESTORE_EN + + + c0_ddr4_app_restore_en + + + + + APP_SAVE_ACK + + + c0_ddr4_app_save_ack + + + + + APP_SAVE_REQ + + + c0_ddr4_app_save_req + + + + + APP_SREF_ACK + + + c0_ddr4_app_sref_ack + + + + + APP_SREF_REQ + + + c0_ddr4_app_sref_req + + + + + APP_WDF_END + + + c0_ddr4_app_wdf_end + + + + + APP_WDF_MASK + + + c0_ddr4_app_wdf_mask + + + + + APP_WDF_WREN + + + c0_ddr4_app_wdf_wren + + + + + APP_WDR_DATA + + + c0_ddr4_app_wdf_data + + + + + APP_WDR_RDY + + + c0_ddr4_app_wdf_rdy + + + + + APP_XSDB_ADDR + + + c0_ddr4_app_xsdb_addr + + + + + APP_XSDB_RD_DATA + + + c0_ddr4_app_xsdb_rd_data + + + + + APP_XSDB_RD_EN + + + c0_ddr4_app_xsdb_rd_en + + + + + APP_XSDB_RDY + + + c0_ddr4_app_xsdb_rdy + + + + + APP_XSDB_SEL + + + c0_ddr4_app_xsdb_select + + + + + APP_XSDB_WR_DATA + + + c0_ddr4_app_xsdb_wr_data + + + + + APP_XSDB_WR_EN + + + c0_ddr4_app_xsdb_wr_en + + + + + APP_zq_ack + + + c0_ddr4_app_zq_ack + + + + + APP_ZQ_REQ + + + c0_ddr4_app_zq_req + + + + + + + false + + + + + + C0_DDR4_ATG + + + + true + + + + TRAFFIC_CLR_ERR + + + traffic_clr_error + + + + + TRAFFIC_ERR + + + traffic_error + + + + + TRAFFIC_ERR_BIT_VAL + + + traffic_status_err_bit_valid + + + + + TRAFFIC_ERR_CHK_EN + + + traffic_err_chk_en + + + + + TRAFFIC_INSTR_ADDR_MODE + + + traffic_instr_addr_mode + + + + + TRAFFIC_INSTR_DATA_MODE + + + traffic_instr_data_mode + + + + + TRAFFIC_INSTR_ITER_NUM + + + traffic_instr_num_of_iter + + + + + TRAFFIC_INSTR_NXT_INSTR + + + traffic_instr_nxt_instr + + + + + TRAFFIC_INSTR_RW_MODE + + + traffic_instr_rw_mode + + + + + TRAFFIC_INSTR_RW_SUBMODE + + + traffic_instr_rw_submode + + + + + TRAFFIC_RST + + + traffic_rst + + + + + TRAFFIC_START + + + traffic_start + + + + + TRAFFIC_STATUS_DONE + + + traffic_status_done + + + + + TRAFFIC_STATUS_ERR_TY + + + traffic_status_err_type + + + + + TRAFFIC_STATUS_ERR_TYPE_VAL + + + traffic_status_err_type_valid + + + + + TRAFFIC_STATUS_WD_HANG + + + traffic_status_watch_dog_hang + + + + + TRAFFIC_WR_DONE + + + traffic_wr_done + + + + + WIN_START + + + win_start + + + + + WIN_STATUS + + + win_status + + + + + + + false + + + + + + C0_DDR4_S_AXI_CTRL + + + + + + true + + + + ARADDR + + + c0_ddr4_s_axi_ctrl_araddr + + + + + ARREADY + + + c0_ddr4_s_axi_ctrl_arready + + + + + ARVALID + + + c0_ddr4_s_axi_ctrl_arvalid + + + + + AWADDR + + + c0_ddr4_s_axi_ctrl_awaddr + + + + + AWREADY + + + c0_ddr4_s_axi_ctrl_awready + + + + + AWVALID + + + c0_ddr4_s_axi_ctrl_awvalid + + + + + BREADY + + + c0_ddr4_s_axi_ctrl_bready + + + + + BRESP + + + c0_ddr4_s_axi_ctrl_bresp + + + + + BVALID + + + c0_ddr4_s_axi_ctrl_bvalid + + + + + RDATA + + + c0_ddr4_s_axi_ctrl_rdata + + + + + RREADY + + + c0_ddr4_s_axi_ctrl_rready + + + + + RRESP + + + c0_ddr4_s_axi_ctrl_rresp + + + + + RVALID + + + c0_ddr4_s_axi_ctrl_rvalid + + + + + WDATA + + + c0_ddr4_s_axi_ctrl_wdata + + + + + WREADY + + + c0_ddr4_s_axi_ctrl_wready + + + + + WVALID + + + c0_ddr4_s_axi_ctrl_wvalid + + + + + + FREQ_HZ + 1.665e+08 + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + C0_DDR4_S_AXI + + + + + + true + + + + ARADDR + + + c0_ddr4_s_axi_araddr + + + + + ARBURST + + + c0_ddr4_s_axi_arburst + + + + + ARCACHE + + + c0_ddr4_s_axi_arcache + + + + + ARID + + + c0_ddr4_s_axi_arid + + + + + ARLEN + + + c0_ddr4_s_axi_arlen + + + + + ARLOCK + + + c0_ddr4_s_axi_arlock + + + + + ARPROT + + + c0_ddr4_s_axi_arprot + + + + + ARQOS + + + c0_ddr4_s_axi_arqos + + + + + ARREADY + + + c0_ddr4_s_axi_arready + + + + + ARSIZE + + + c0_ddr4_s_axi_arsize + + + + + ARVALID + + + c0_ddr4_s_axi_arvalid + + + + + AWADDR + + + c0_ddr4_s_axi_awaddr + + + + + AWBURST + + + c0_ddr4_s_axi_awburst + + + + + AWCACHE + + + c0_ddr4_s_axi_awcache + + + + + AWID + + + c0_ddr4_s_axi_awid + + + + + AWLEN + + + c0_ddr4_s_axi_awlen + + + + + AWLOCK + + + c0_ddr4_s_axi_awlock + + + + + AWPROT + + + c0_ddr4_s_axi_awprot + + + + + AWQOS + + + c0_ddr4_s_axi_awqos + + + + + AWREADY + + + c0_ddr4_s_axi_awready + + + + + AWSIZE + + + c0_ddr4_s_axi_awsize + + + + + AWVALID + + + c0_ddr4_s_axi_awvalid + + + + + BID + + + c0_ddr4_s_axi_bid + + + + + BREADY + + + c0_ddr4_s_axi_bready + + + + + BRESP + + + c0_ddr4_s_axi_bresp + + + + + BVALID + + + c0_ddr4_s_axi_bvalid + + + + + RDATA + + + c0_ddr4_s_axi_rdata + + + + + RID + + + c0_ddr4_s_axi_rid + + + + + RLAST + + + c0_ddr4_s_axi_rlast + + + + + RREADY + + + c0_ddr4_s_axi_rready + + + + + RRESP + + + c0_ddr4_s_axi_rresp + + + + + RVALID + + + c0_ddr4_s_axi_rvalid + + + + + WDATA + + + c0_ddr4_s_axi_wdata + + + + + WLAST + + + c0_ddr4_s_axi_wlast + + + + + WREADY + + + c0_ddr4_s_axi_wready + + + + + WSTRB + + + c0_ddr4_s_axi_wstrb + + + + + WVALID + + + c0_ddr4_s_axi_wvalid + + + + + + FREQ_HZ + 1.665e+08 + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + C0_DDR4_ARESETN + + + + true + + + + RST + + + c0_ddr4_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + + false + + + + + + C0_DDR4_RESET + + + + true + + + + RST + + + c0_ddr4_ui_clk_sync_rst + + + + + + POLARITY + ACTIVE_HIGH + + + + + + true + + + + + + C0_DDR4_CLOCK + + + + true + + + + CLK + + + c0_ddr4_ui_clk + + + + + + FREQ_HZ + 1.665e+08 + + + PHASE + 0.00 + + + ASSOCIATED_BUSIF + C0_DDR4_S_AXI:C0_DDR4_S_AXI_CTRL + + + ASSOCIATED_RESET + c0_ddr4_aresetn:c0_ddr4_ui_clk_sync_rst + + + CLK_DOMAIN + + + + none + + + + + + + + true + + + + + + ADDN_UI_CLKOUT1 + + + + true + + + + CLK + + + addn_ui_clkout1 + + + + + + FREQ_HZ + 0 + + + PHASE + 0 + + + ASSOCIATED_ASYNC_RESET + c0_aresetn + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + ADDN_UI_CLKOUT2 + + + + true + + + + CLK + + + addn_ui_clkout2 + + + + + + FREQ_HZ + 0 + + + PHASE + 0 + + + ASSOCIATED_ASYNC_RESET + c0_aresetn + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + ADDN_UI_CLKOUT3 + + + + true + + + + CLK + + + addn_ui_clkout3 + + + + + + FREQ_HZ + 0 + + + PHASE + 0 + + + ASSOCIATED_ASYNC_RESET + c0_aresetn + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + ADDN_UI_CLKOUT4 + + + + true + + + + CLK + + + addn_ui_clkout4 + + + + + + FREQ_HZ + 0 + + + PHASE + 0 + + + ASSOCIATED_ASYNC_RESET + c0_aresetn + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + SYSTEM_RESET + + + + true + + + + RST + + + sys_rst + + + + + + POLARITY + ACTIVE_HIGH + + + BOARD.ASSOCIATED_PARAM + RESET_BOARD_INTERFACE + + + + + + + C0_DDR4_MEMORY_MAP + + C0_DDR4_ADDRESS_BLOCK + 0 + 17179869184 + 32 + memory + read-write + + + + false + + + + + + + C0_DDR4_MEMORY_MAP_CTRL + + C0_REG + 0 + 4096 + 32 + register + read-write + + + + false + + + + + + + + + + xilinx_elaborateports + Elaborate Ports + :vivado.xilinx.com:elaborate.ports + + + outputProductCRC + 8:ead001b4 + + + + + xilinx_elaboratesubcores + Elaborate Sub-Cores + :vivado.xilinx.com:elaborate.subcores + + xilinx_elaboratesubcores_view_fileset + + + + GENtimestamp + Tue May 14 10:51:06 UTC 2019 + + + outputProductCRC + 8:ead001b4 + + + + + + + c0_init_calib_complete + + out + + + wire + xilinx_elaborateports + + + + + + + true + + + + + + dbg_clk + + out + + + wire + xilinx_elaborateports + + + + + + + true + + + + + + c0_sys_clk_p + + in + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + c0_sys_clk_n + + in + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + c0_sys_clk_i + + in + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_rd_data_cmp + + out + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_expected_data + + out + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cal_seq + + out + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cal_seq_cnt + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cal_seq_rd_cnt + + out + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_rd_valid + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + dbg_cmp_byte + + out + + 5 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_rd_data + + out + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cplx_config + + out + + 15 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cplx_status + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_io_address + + out + + 27 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_pllGate + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + dbg_phy2clb_fixdly_rdy_low + + out + + 19 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_phy2clb_fixdly_rdy_upp + + out + + 19 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_phy2clb_phy_rdy_low + + out + + 19 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_phy2clb_phy_rdy_upp + + out + + 19 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + cal_r0_status + + out + + 127 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + cal_post_status + + out + + 8 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_bus + + out + + 511 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + c0_ddr4_ecc_err_addr + + out + + 51 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_ecc_single + + out + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_ecc_multiple + + out + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_adr + + out + + 16 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_ba + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_cke + + out + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_cs_n + + out + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_dm_dbi_n + + inout + + 8 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_dq + + inout + + 71 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_dqs_c + + inout + + 17 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_dqs_t + + inout + + 17 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_odt + + out + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_parity + + out + + + std_logic + xilinx_elaborateports + + + + + + + true + + + + + + c0_ddr4_bg + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_c + + out + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_reset_n + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_act_n + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_ck_c + + out + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_ck_t + + out + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_ui_clk + + out + + + std_logic + xilinx_elaborateports + + + + + + + true + + + + + + c0_ddr4_ui_clk_sync_rst + + out + + + std_logic + xilinx_elaborateports + + + + + + + true + + + + + + c0_ddr4_app_en + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_hi_pri + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_wdf_end + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_wdf_wren + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_correct_en_i + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_rd_data_end + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_rd_data_valid + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_rdy + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_wdf_rdy + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_ref_req + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_ref_ack + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_zq_req + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_zq_ack + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_autoprecharge + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_addr + + in + + 30 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_cmd + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_wdf_data + + in + + 575 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_wdf_mask + + in + + 71 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_rd_data + + out + + 575 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_sref_req + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_sref_ack + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_save_req + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_save_ack + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_restore_en + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_restore_complete + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_mem_init_skip + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_select + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_rd_en + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_wr_en + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_addr + + in + + 15 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_wr_data + + in + + 8 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_rd_data + + out + + 8 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_rdy + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_dbg_out + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_aresetn + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_awvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_awready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_awaddr + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_wvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_wready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_wdata + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_bvalid + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_bready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_bresp + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_arvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_arready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_araddr + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_rvalid + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_rready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_rdata + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_rresp + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_interrupt + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awid + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awaddr + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awlen + + in + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awsize + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awburst + + in + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awlock + + in + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awcache + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awprot + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awqos + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wdata + + in + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wstrb + + in + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wlast + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_bready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_bid + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_bresp + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_bvalid + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arid + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_araddr + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arlen + + in + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arsize + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arburst + + in + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arlock + + in + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arcache + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arprot + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arqos + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rlast + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rvalid + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rresp + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rid + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rdata + + out + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_error + + in + + 575 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_wr_done + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_err_bit_valid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_err_type_valid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_err_type + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_done + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_watch_dog_hang + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + win_start + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_clr_error + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + traffic_start + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + traffic_rst + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + traffic_err_chk_en + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + traffic_instr_addr_mode + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_data_mode + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_rw_mode + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_rw_submode + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_num_of_iter + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_nxt_instr + + out + + 5 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + win_status + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + addn_ui_clkout1 + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + addn_ui_clkout2 + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + addn_ui_clkout3 + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + addn_ui_clkout4 + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_mcs_lmb_ce + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_mcs_lmb_ue + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + sys_rst + + in + + + wire + xilinx_elaborateports + + + + + + rdDataEn + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + rdDataEnd + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + per_rd_done + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + rmw_rd_done + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + wrDataEn + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_ACT_n + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mcCasSlot + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mcCasSlot2 + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mcRdCAS + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mcWrCAS + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + winInjTxn + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + winRmw + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + gt_data_ready + + in + + + std_logic + xilinx_elaborateports + + + + + + winRank + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + tCWL + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + wrData + + in + + 575 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + rdData + + out + + 575 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_ADR + + in + + 135 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_BA + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_CKE + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_CS_n + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_ODT + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + dBufAdr + + in + + 4 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + rdDataAddr + + out + + 4 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + wrDataAddr + + out + + 4 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + winBuf + + in + + 4 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_act_n + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_adr + + out + + 16 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_ba + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_bg + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_par + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_cke + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_odt + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_cs_n + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_ck_t + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_ck_c + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_reset_n + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_parity + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_dq + + inout + + 71 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_dqs_c + + inout + + 17 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_dqs_t + + inout + + 17 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_BG + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + + + C0.ControllerType + ControllerType + DDR4_SDRAM + + + C0.APP_ADDR_WIDTH + App Address Width + 31 + + + C0.MEM_TYPE + MEM TYPE + DDR4 + + + C0.BUFG_LOC_1 + BUFG LOC1 + X0Y70 + + + C0.BUFG_LOC_2 + BUFG LOC1 + X0Y11 + + + C0.BUFG_DIV_LOC_1 + BUFG DIV LOC1 + X0Y11 + + + C0.BUFG_DIV_LOC_2 + BUFG DIV LOC2 + X0Y10 + + + C0.PBLOCK_SLICE_LOC + PBLOCK SLICE LOC + 0 + + + C0.PBLOCK_RAMB36_LOC + PBLOCK RAMB36 LOC + 0 + + + C0.PBLOCK_RAMB18_LOC + PBLOCK RAMB18 LOC + 0 + + + C0.PBLOCK_SLICE_LOC_SC + PBLOCK SLICE LOC SC + 0 + + + C0.PBLOCK_RAMB36_LOC_SC + PBLOCK RAMB36 LOC SC + 0 + + + C0.PBLOCK_RAMB18_LOC_SC + PBLOCK RAMB18 LOC SC + 0 + + + C0.MMCM_IDX_BANK + MMCM IDX BANK + 1 + + + C0.CENTER_BANK_CLOCK_REGION + CENTER BANK CLOCK REGION + 0 + + + C0.CENTER_BANK_MMCME3_ADV_SITE + CENTER BANK MMCME3 ADV SITE + 0 + + + C0.SYSCLK_CENTER_INFO + SYSCLK CENTER INFO + FALSE + + + PING_PONG_PHY + Ping Pong Phy + 1 + + + C0.DDR4_CS_ADDR + CS Width Check + 31 + + + C0.DDR4_VrefVoltage + Vref Voltage + 0.84 + + + C0.DDR4_AL + Additive Latency + 0 + + + C0.DDR4_DQ_WIDTH + DQ WIDTH + 72 + + + C0.DDR4_nCK_PER_CLK + nCK PER CLK + 4 + + + C0.DDR4_DM_WIDTH + DM WIDTH + 9 + + + C0.DDR4_DQS_WIDTH + DQS WIDTH + 18 + + + C0.DDR4_nCS_PER_RANK + nCS PER RANK + 1 + + + C0.DDR4_MEM_DEVICE_WIDTH + MEM DEVICE WIDTH + 72 + + + C0.DDR4_USE_DM_PORT + USE DM PORT + 0 + + + C0.DDR4_USE_CS_PORT + USE CS PORT + 1 + + + C0.DDR4_ROW_WIDTH + ROW WIDTH + 17 + + + C0.DDR4_ADDR_WIDTH + ADDR WIDTH + 17 + + + C0.DDR4_BANK_WIDTH + BANK WIDTH + 2 + + + C0.DDR4_BANK_GROUP_WIDTH + BANK GROUP WIDTH + 2 + + + LR_WIDTH + LR WIDTH + 1 + + + C0.DDR4_CK_WIDTH + CK WIDTH + 1 + + + C0.DDR4_CKE_WIDTH + CKE WIDTH + 1 + + + C0.DDR4_CS_WIDTH + CS WIDTH + 1 + + + C0.DDR4_ODT_WIDTH + ODT WIDTH + 1 + + + C0.DDR4_MEMORY_TYPE + MEMORY TYPE + RDIMMs + + + C0.DDR4_MEMORY_PART + MEMORY PART + MTA18ASF2G72PZ-2G3 + + + C0.DDR4_DATA_MASK + DATA MASK + 0 + + + C0.DDR4_COLUMN_WIDTH + COLUMN WIDTH + 10 + + + C0.DDR4_SPEED_GRADE + SPEED GRADE + 083 + + + C0.DDR4_MEM_DENSITY + MEM DENSITY + 16GB + + + C0.DDR4_MEM_DENSITY_MB + MEM DENSITY MB + 8192 + + + C0.DDR4_MEM_DENSITY_GB + MEM DENSITY GB + 8 + + + C0.DDR4_COMP_DENSITY + COMP DENSITY + 8Gb + + + C0.DDR4_MEM_COMP_WIDTH + MEM COMP WIDTH + 4 + + + C0.DDR4_DATABITS_PER_STROBE + DATABITS PER STROBE + 4 + + + C0.DDR4_MODEL_SPEED_GRADE + MODEL SPEED GRADE + DDR4_833_Timing + + + C0.DDR4_RANK_WIDTH + RANK WIDTH + 1 + + + C0.DDR4_IO_VOLTAGE + IO VOLTAGE + 1.2V + + + C0.DDR4_MIN_PERIOD + MIN PERIOD + 833 + + + C0.DDR4_MAX_PERIOD + MAX PERIOD + 1600 + + + C0.DDR4_MR0 + Mode register_0 value + 0 + + + C0.DDR4_MR2 + Mode register_2 value + 0 + + + C0.DDR4_nAL + Additive Latency in number of clock + 0 + + + C0.DDR4_BURST_MODE + Burst Mode + 0 + + + C0.DDR4_BURST_TYPE + Burst Type + 0 + + + C0.DDR4_CL + Cas Latency + 0 + + + C0.DDR4_CWL + Cas Write Latency + 0 + + + C0.DDR4_OUTPUT_DRV + Output drive Strength + 0 + + + C0.DDR4_RTT_NOM + RTT Nominal + 0 + + + C0.DDR4_RTT_WR + RTT WR + 0 + + + C0.DDR4_MEM + Memory Name + 0 + + + C0.DDR4_DBAW + DBAW + 0 + + + C0.DDR4_tCK + tCK + 1500 + + + C0.DDR4_Configuration + Configuration + 0 + + + C0.DDR4_tCKE + tCKE + 0 + + + C0.DDR4_tFAW + tFAW + 9 + + + C0.DDR4_tFAW_dlr + tFAW_dlr + 16 + + + C0.DDR4_tMRD + tMRD + 2 + + + C0.DDR4_tRAS + tRAS + 22 + + + C0.DDR4_tRCD + tRCD + 10 + + + C0.DDR4_tREFI + tREFI + 5200 + + + C0.DDR4_tRFC + tRFC + 234 + + + C0.DDR4_tRFC_dlr + tRFC_dlr + 80 + + + C0.DDR4_tRP + tRP + 10 + + + C0.DDR4_tWR + tWR + 10 + + + C0.DDR4_tRRD + tRRD + + + + C0.DDR4_tRTP + tRTP + 5 + + + C0.DDR4_tRRD_S + tRRD_S + 3 + + + C0.DDR4_tRRD_L + tRRD_L + 4 + + + C0.DDR4_tRRD_dlr + tRRD_dlr + 4 + + + C0.DDR4_tWTR + tWTR + + + + C0.DDR4_tWTR_S + tWTR_S + 2 + + + C0.DDR4_tWTR_L + tWTR_L + 5 + + + C0.DDR4_tXPR + tXPR + 60 + + + C0.DDR4_tZQI + tZQI + 0 + + + C0.DDR4_tZQCS + tZQCS + 128 + + + C0.DDR4_tZQINIT + tZQINIT + 256 + + + C0.DDR4_tCCD_3ds + tCCD_3ds + 5 + + + C0.DDR4_CLKOUTPHY_MODE + CLKOUTPHY_MODE + VCO + + + C0.DDR4_CLKOUT0_DIVIDE + CLKOUT0_DIVIDE + 9 + + + C0.DDR4_CLKOUT1_DIVIDE + CLKOUT1_DIVIDE + 0 + + + C0.DDR4_CLKFBOUT_MULT + CLKFBOUT_MULT + 15 + + + C0.DDR4_DIVCLK_DIVIDE + DIVCLK DIVIDE + 1 + + + CAL_INPUT_CLK_PERIOD + Calculated Input Clock Period + 10000 + + + C0.DDR4_CLKIN_PERIOD + CLKIN_PERIOD + 10000 + + + C0.DDR4_HR_MIN_FREQ + High Range Supported frequency + 0 + + + C0.DDR4_DCI_CASCADE_CUTOFF + DCI Cascade Cutoff + 938 + + + C0.DDR4_IS_FASTER_SPEED_RAM + Is Faster Speed RAM + No + + + C0.DDR4_AXI_ID_WIDTH + AXI ID Width + 4 + + + C0.DDR4_AXI_ADDR_WIDTH + AXI Address Width + 32 + + + C0.DDR4_AXI_DATA_WIDTH + AXI Data Width + 64 + + + C0.DDR4_MEM_SIZE + Memory Size + 17179869184 + + + C0.DDR4_UI_CLOCK + DDR4 UI CLOCK + 166500000 + + + C0.DDR4_CA_MIRROR + CA MIRROR + 0 + + + C0.DDR4_IS_CUSTOM + IS CUSTOM + false + + + C0.DDR4_AUTO_AP_COL_A3 + AUTO AP COL A3 + 0 + + + C0.DDR4_MCS_ECC + MCS ECC + 0 + + + C0.DDR4_Slot + Slot Type + 1 + + + C0.APP_DATA_WIDTH + APP Data Width + 576 + + + C0.APP_MASK_WIDTH + APP Mask Width + 72 + + + C0.DDR4_StackHeight + 1 + + + CUSTOM_PART_ATTRIBUTES + custom_part_attributes + NONE + + + M_ADDN_UI_CLKOUT1_FREQ_HZ + CLKOUT1 FREQ HZ + 0.0 + + + M_ADDN_UI_CLKOUT2_FREQ_HZ + CLKOUT2 FREQ HZ + 0.0 + + + M_ADDN_UI_CLKOUT3_FREQ_HZ + CLKOUT3 FREQ HZ + 0.0 + + + M_ADDN_UI_CLKOUT4_FREQ_HZ + CLKOUT4 FREQ HZ + 0.0 + + + M_ADDN_UI_CLKOUT1_PHASE + CLKOUT1 PHASE + 0 + + + M_ADDN_UI_CLKOUT2_PHASE + CLKOUT2 PHASE + 0 + + + M_ADDN_UI_CLKOUT3_PHASE + CLKOUT3 PHASE + 0 + + + M_ADDN_UI_CLKOUT4_PHASE + CLKOUT4 PHASE + 0 + + + CLKOUT0_DIVIDE + CLKOUT0 DIVIDE + 0 + + + CLKOUT1_DIVIDE + CLKOUT1 DIVIDE + 0 + + + CLKOUT2_DIVIDE + CLKOUT2 DIVIDE + 0 + + + CLKOUT3_DIVIDE + CLKOUT3 DIVIDE + 0 + + + CLKOUT4_DIVIDE + CLKOUT4 DIVIDE + 0 + + + CLKOUT6_DIVIDE + CLKOUT6 DIVIDE + 0 + + + Debug_Signal + Disable + + + Simulation_Mode + Simulation Mode + 0 + + + + + + choice_list_09ec3310 + Single + Dual + + + choice_list_157065e4 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + 8 + 9 + 10 + 11 + 12 + 13 + 14 + 15 + 16 + 17 + 18 + 19 + 20 + 21 + 22 + 23 + 24 + 25 + 26 + 27 + 28 + 29 + 30 + 31 + 32 + + + choice_list_266493f0 + DDR4_SDRAM + + + choice_list_28391b73 + 1.2V + + + choice_list_2adb13e0 + MTA18ASF1G72PDZ-2G1 + MTA9ASF51272PZ-2G1 + MTA18ASF2G72PDZ-2G3 + MTA9ASF1G72PZ-2G3 + M393A1G43DB1-CRC + MTA9ASF51272PZ-2G3 + MTA18ADF1G72PZ-2G1 + MTA18ASF1G72PZ-2G1 + MTA36ASF2G72PZ-2G1 + MTA18ASF2G72PZ-2G3 + MTA36ASF4G72PZ-2G3 + M393A2G40DB1-CRC + M393A8K40B21-CTC + M393AAK40B41-CTC + M393A2K40BB1-CRC + + + choice_list_2b96b8de + Differential + No_Buffer + + + choice_list_301b19dd + ON + OFF + + + choice_list_30636008 + 4:1 + + + choice_list_34c5244e + Components + UDIMMs + SODIMMs + RDIMMs + LRDIMMs + + + choice_list_4665eb01 + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + + + choice_list_4e3dbc0a + SIMPLE_TG + ADVANCED_TG + + + choice_list_6330c9d2 + 10 + + + choice_list_67b045e5 + BFM + Unisim + + + choice_list_687ca1a5 + None + 500 + 375 + 300 + 250 + 214 + 188 + 167 + 150 + 136 + 125 + 115 + 107 + 100 + 94 + 88 + 83 + 79 + 75 + 71 + 68 + 65 + 63 + 60 + 58 + 56 + 54 + 52 + 50 + 48 + 47 + 45 + 44 + 43 + 42 + 41 + 39 + 38 + 37 + 36 + 35 + 34 + 33 + 32 + 31 + 30 + 29 + 28 + 27 + 26 + 25 + 24 + 23 + 22 + 21 + 20 + 19 + 18 + 17 + 16 + 15 + 14 + 13 + 12 + + + choice_list_8b4f223f + Strict + Normal + + + choice_list_98f5c8fa + RZQ/6 + + + choice_list_a187d5e4 + 512 + 1024 + + + choice_list_ac75ef1e + Custom + + + choice_list_ad101c66 + RZQ/7 + RZQ/6 + + + choice_list_ae57517c + 9 + + + choice_list_c89503c8 + ROW_BANK_COLUMN + BANK_ROW_COLUMN + ROW_COLUMN_BANK + ROW_COLUMN_BANK_INTLV + + + choice_list_c8951bc1 + NONE + + + choice_list_d6556846 + 32 + 64 + 128 + 256 + 512 + + + choice_list_d8920bdd + 8 + + + choice_list_df7e3f8b + Sequential + Interleaved + + + choice_list_e7093afb + 25 + 26 + 27 + 28 + 29 + 30 + 31 + 32 + 33 + 34 + 35 + 36 + + + choice_list_ed30197c + TDM + ROUND_ROBIN + RD_PRI_REG + RD_PRI_REG_STARVE_LIMIT + WRITE_PRIORITY_REG + WRITE_PRIORITY + + + choice_list_ef319ec8 + Differential + Single_Ended + No_Buffer + + + choice_list_f3cd92fb + Disable + Enable + + + choice_list_fe2d3253 + 72 + + + choice_list_ff0950bb + 0 + CL-1 + CL-2 + + + choice_pairs_01257c99 + Complete_Memory_Controller + Phy_Only_Single + Phy_Only_PingPong + + + choice_pairs_05415bea + 14000 + 13999 + 13200 + 13199 + 12000 + 11999 + 10801 + 10800 + 10500 + 10499 + 10000 + 9601 + 9600 + 9599 + 9000 + 8999 + 8572 + 8571 + 8400 + 8399 + 8000 + 7715 + 7714 + 7501 + 7500 + 7499 + 7201 + 7200 + 7000 + 6999 + 6858 + 6857 + 6500 + 6499 + 6000 + 5999 + 5573 + 5572 + 5571 + 5401 + 5400 + 5335 + 5334 + 5333 + 5000 + 4876 + 4875 + 4801 + 4800 + 4715 + 4714 + 4667 + 4666 + 4573 + 4572 + 4571 + 4500 + 4499 + 4446 + 4445 + 4444 + 4401 + 4400 + 4286 + 4285 + 4223 + 4222 + 4126 + 4125 + 4124 + 4000 + 3858 + 3857 + 3779 + 3778 + 3777 + 3715 + 3714 + 3601 + 3600 + 3563 + 3562 + 3557 + 3556 + 3555 + 3500 + 3499 + 3429 + 3428 + 3335 + 3334 + 3333 + 3250 + 3249 + 3188 + 3187 + 3112 + 3111 + 3000 + 2999 + 2889 + 2888 + 2801 + 2800 + 2787 + 2786 + 2785 + 2751 + 2750 + 2701 + 2700 + 2668 + 2667 + 2666 + 2641 + 2640 + 2639 + 2625 + 2624 + 2572 + 2571 + 2500 + 2445 + 2444 + 2438 + 2437 + 2401 + 2400 + 2399 + 2334 + 2333 + 2287 + 2286 + 2250 + 2249 + 2223 + 2222 + 2201 + 2200 + 2161 + 2160 + 2143 + 2142 + 2112 + 2111 + 2100 + 2099 + 2063 + 2062 + 2000 + 1960 + 1959 + 1921 + 1920 + 1919 + 1890 + 1889 + 1888 + 1886 + 1885 + 1858 + 1857 + 1801 + 1800 + 1799 + 1782 + 1781 + 1779 + 1778 + 1777 + 1750 + 1749 + 1715 + 1714 + 1680 + 1679 + 1668 + 1667 + 1666 + 1625 + 1624 + 1600 + 1594 + 1593 + 1592 + 1591 + 1556 + 1555 + 1544 + 1543 + + + + + xilinx_elaboratesubcores_view_fileset + + ip_0/phy_ddr4_microblaze_mcs.xci + xci + + + ip_0/phy_ddr4_microblaze_mcs.xml + xml + + + ip_1/phy_ddr4_phy.xci + xci + + + ip_1/phy_ddr4_phy.xml + xml + + + + + + phy_ddr4 + + + + instance_path + inst/u_ddr_cal_riu/mcs0/inst/microblaze_I + + + bootloop_file + sw/calibration_0/Debug/calibration_ddr.elf + + + endian + little + + + processor_type + MICROBLAZE-LE + + + is_visible + false + + + + + DDR4 Interface Generator for Ultrascale Architecture + + + C0.ControllerType + DDR4_SDRAM + + + + false + + + + + + IOPowerReduction + OFF + + + Enable_SysPorts + Auto assign static ports + true + + + Phy_Only + Phy_Only_Single + + + RESET_BOARD_INTERFACE + Custom + + + + true + + + + + + C0_CLOCK_BOARD_INTERFACE + Custom + + + + true + + + + + + IS_FROM_PHY + 1 + + + RECONFIG_XSDB_SAVE_RESTORE + false + + + AL_SEL + 0 + + + Example_TG + SIMPLE_TG + + + + false + + + + + + C0.DDR4_Clamshell + false + + + + false + + + + + + C0.MIGRATION + false + + + TIMING_OP1 + false + + + TIMING_OP2 + false + + + TIMING_3DS + false + + + SET_DW_TO_40 + false + + + DIFF_TERM_SYSCLK + false + + + C0_DDR4_BOARD_INTERFACE + Custom + + + + true + + + + + + C0.DDR4_TimePeriod + 1500 + + + C0.DDR4_InputClockPeriod + 10000 + + + C0.DDR4_Specify_MandD + false + + + C0.DDR4_CLKFBOUT_MULT + 15 + + + + false + + + + + + C0.DDR4_DIVCLK_DIVIDE + 1 + + + + false + + + + + + C0.DDR4_CLKOUT0_DIVIDE + 9 + + + + false + + + + + + C0.DDR4_PhyClockRatio + 4:1 + + + C0.DDR4_MemoryType + RDIMMs + + + C0.DDR4_MemoryPart + MTA18ASF2G72PZ-2G3 + + + C0.DDR4_Slot + Single + + + C0.DDR4_MemoryVoltage + 1.2V + + + C0.DDR4_DataWidth + 72 + + + C0.DDR4_DataMask + NONE + + + + false + + + + + + C0.DDR4_Ecc + false + + + + false + + + + + + C0.DDR4_MCS_ECC + false + + + C0.DDR4_AxiSelection + false + + + + false + + + + + + C0.DDR4_AUTO_AP_COL_A3 + false + + + C0.DDR4_Ordering + Normal + + + C0.DDR4_BurstLength + 8 + + + + false + + + + + + C0.DDR4_BurstType + Sequential + + + C0.DDR4_OutputDriverImpedenceControl + RZQ/7 + + + C0.DDR4_OnDieTermination + RZQ/6 + + + C0.DDR4_CasLatency + 10 + + + C0.DDR4_CasWriteLatency + 9 + + + C0.DDR4_ChipSelect + true + + + + false + + + + + + C0.DDR4_isCKEShared + false + + + C0.DDR4_AxiDataWidth + 64 + + + C0.DDR4_AxiArbitrationScheme + RD_PRI_REG + + + C0.DDR4_AxiNarrowBurst + false + + + C0.DDR4_AxiAddressWidth + 32 + + + C0.DDR4_AxiIDWidth + 4 + + + C0.DDR4_Capacity + 512 + + + C0.DDR4_Mem_Add_Map + ROW_COLUMN_BANK + + + C0.DDR4_MemoryName + MainMemory + + + C0.DDR4_AutoPrecharge + false + + + + false + + + + + + C0.DDR4_UserRefresh_ZQCS + false + + + + false + + + + + + C0.DDR4_CustomParts + no_file_loaded + + + file_csv + + false + + + + + + C0.DDR4_isCustom + false + + + C0.DDR4_SELF_REFRESH + false + + + + false + + + + + + C0.DDR4_SAVE_RESTORE + false + + + ADDN_UI_CLKOUT1_FREQ_HZ + None + + + ADDN_UI_CLKOUT2_FREQ_HZ + None + + + ADDN_UI_CLKOUT3_FREQ_HZ + None + + + ADDN_UI_CLKOUT4_FREQ_HZ + None + + + CLKOUT6 + false + + + Component_Name + phy_ddr4 + + + No_Controller + 1 + + + System_Clock + Differential + + + Reference_Clock + Differential + + + Debug_Signal + Disable + + + IO_Power_Reduction + IO_Power_Reduction + false + + + DCI_Cascade + DCI Cascade + false + + + Default_Bank_Selections + Default Bank Selections + false + + + Simulation_Mode + BFM + + + PARTIAL_RECONFIG_FLOW_MIG + false + + + + false + + + + + + MCS_DBG_EN + false + + + C0.DDR4_CK_SKEW_0 + 0 + + + C0.DDR4_CK_SKEW_1 + 0 + + + C0.DDR4_CK_SKEW_2 + 0 + + + C0.DDR4_CK_SKEW_3 + 0 + + + C0.DDR4_ADDR_SKEW_0 + 0 + + + C0.DDR4_ADDR_SKEW_1 + 0 + + + C0.DDR4_ADDR_SKEW_2 + 0 + + + C0.DDR4_ADDR_SKEW_3 + 0 + + + C0.DDR4_ADDR_SKEW_4 + 0 + + + C0.DDR4_ADDR_SKEW_5 + 0 + + + C0.DDR4_ADDR_SKEW_6 + 0 + + + C0.DDR4_ADDR_SKEW_7 + 0 + + + C0.DDR4_ADDR_SKEW_8 + 0 + + + C0.DDR4_ADDR_SKEW_9 + 0 + + + C0.DDR4_ADDR_SKEW_10 + 0 + + + C0.DDR4_ADDR_SKEW_11 + 0 + + + C0.DDR4_ADDR_SKEW_12 + 0 + + + C0.DDR4_ADDR_SKEW_13 + 0 + + + C0.DDR4_ADDR_SKEW_14 + 0 + + + C0.DDR4_ADDR_SKEW_15 + 0 + + + C0.DDR4_ADDR_SKEW_16 + 0 + + + C0.DDR4_ADDR_SKEW_17 + 0 + + + C0.DDR4_BA_SKEW_0 + 0 + + + C0.DDR4_BA_SKEW_1 + 0 + + + C0.DDR4_BG_SKEW_0 + 0 + + + C0.DDR4_BG_SKEW_1 + 0 + + + C0.DDR4_CS_SKEW_0 + 0 + + + C0.DDR4_CS_SKEW_1 + 0 + + + C0.DDR4_CS_SKEW_2 + 0 + + + C0.DDR4_CS_SKEW_3 + 0 + + + C0.DDR4_CKE_SKEW_0 + 0 + + + C0.DDR4_CKE_SKEW_1 + 0 + + + C0.DDR4_CKE_SKEW_2 + 0 + + + C0.DDR4_CKE_SKEW_3 + 0 + + + C0.DDR4_ACT_SKEW + 0 + + + C0.DDR4_PAR_SKEW + 0 + + + C0.DDR4_ODT_SKEW_0 + 0 + + + C0.DDR4_ODT_SKEW_1 + 0 + + + C0.DDR4_ODT_SKEW_2 + 0 + + + C0.DDR4_ODT_SKEW_3 + 0 + + + C0.DDR4_LR_SKEW_0 + 0 + + + C0.DDR4_LR_SKEW_1 + 0 + + + C0.ADDR_WIDTH + ADDR WIDTH + 17 + + + C0.BANK_GROUP_WIDTH + BANK GROUP WIDTH + 2 + + + C0.LR_WIDTH + LR WIDTH + 1 + + + C0.CK_WIDTH + CK WIDTH + 1 + + + C0.CKE_WIDTH + CKE WIDTH + 1 + + + C0.CS_WIDTH + CS WIDTH + 1 + + + C0.ODT_WIDTH + ODT WIDTH + 1 + + + C0.StackHeight + 1 + + + PING_PONG_PHY + Ping Pong Phy + 1 + + + + + DDR4 SDRAM (MIG) + 5 + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/bd_ba6a.bd b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/bd_ba6a.bd new file mode 100644 index 0000000..f18736e --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/bd_ba6a.bd @@ -0,0 +1,441 @@ + + + + + xilinx.com + BlockDiagram + bd_ba6a + 1.00.a + + + isTop + true + + + + + IO + + + + + + TRACE + + + + + + CLK.CLK + Clk + Clock + + + + + + + CLK + + + Clk + + + + + + FREQ_HZ + 100000000 + + + + + + + + PHASE + 0.000 + + + + + + + + ASSOCIATED_ASYNC_RESET + Reset + + + + + + + + + + RST.RESET + Reset + Reset + + + + + + + RST + + + Reset + + + + + + POLARITY + ACTIVE_HIGH + + + + + + + + + + + + + BlockDiagram + :vivado.xilinx.com: + + + + + + Clk + + in + + + + Reset + + in + + + + + + + + xilinx.com + BlockDiagram + bd_ba6a_imp + 1.00.a + + + microblaze_I + + + bd_ba6a_microblaze_I_0 + 17 + mb_microblaze_0 + 0 + 1 + 1 + 0 + 1 + 1 + 1 + 0 + 3 + 0 + 0 + + + + + rst_0 + + + bd_ba6a_rst_0_0 + + + + ilmb + + + bd_ba6a_ilmb_0 + 2 + + + + dlmb + + + bd_ba6a_dlmb_0 + 3 + + + + dlmb_cntlr + + + bd_ba6a_dlmb_cntlr_0 + 0x0000000000000000 + 0x000000000000FFFF + 0x00000000C0010000 + + + + + ilmb_cntlr + + + bd_ba6a_ilmb_cntlr_0 + 0x0000000000000000 + 0x000000000000FFFF + 0x0000000080010000 + + + + lmb_bram_I + + + bd_ba6a_lmb_bram_I_0 + True_Dual_Port_RAM + + + + second_dlmb_cntlr + + + bd_ba6a_second_dlmb_cntlr_0 + 0x0000000000010000 + 0x0000000000017FFF + 0x00000000C0010000 + + + + + second_ilmb_cntlr + + + bd_ba6a_second_ilmb_cntlr_0 + 0x0000000000010000 + 0x0000000000017FFF + 0x0000000080010000 + + + + second_lmb_bram_I + + + bd_ba6a_second_lmb_bram_I_0 + True_Dual_Port_RAM + + + + iomodule_0 + + + bd_ba6a_iomodule_0_0 + iomodule + 0x0000000080000000 + 0x000000008000FFFF + 0x00000000C0000000 + 1 + 0x00000000C0000000 + 0x00000000FFFFFFFF + 0x00000000C0000000 + 1 + 1 + 17 + + + + + + ilmb + + + + + dlmb + + + + + ilmb_sl_0 + + + + + dlmb_sl_0 + + + + + dlmb_sl_1 + + + + + ilmb_port + + + + + dlmb_port + + + + + ilmb_sl_1 + + + + + dlmb_sl_2 + + + + + ilmb_port_2 + + + + + dlmb_port_2 + + + + + + + Clk2 + + + + + + + + + + + + + Reset + + + + + MB_Reset + + + + + LMB_Rst2 + + + + + + + + + + IO_Rst + + + + + + + + + + + + + + + + xilinx.com + Addressing/microblaze_I + microblaze + 10.0 + + + DLMB + + + + + + + + ILMB + + + + + + + + + + Data + 4G + 32 + + + SEG_dlmb_cntlr_Mem + /dlmb_cntlr/SLMB/Mem + 0x00000000 + 64K + + + SEG_iomodule_0_IO + /iomodule_0/SLMB/IO + 0xC0000000 + 1G + + + SEG_iomodule_0_Reg + /iomodule_0/SLMB/Reg + 0x80000000 + 64K + + + SEG_second_dlmb_cntlr_Mem + /second_dlmb_cntlr/SLMB/Mem + 0x00010000 + 32K + + + + + Instruction + 4G + 32 + + + SEG_ilmb_cntlr_Mem + /ilmb_cntlr/SLMB/Mem + 0x00000000 + 64K + + + SEG_second_ilmb_cntlr_Mem + /second_ilmb_cntlr/SLMB/Mem + 0x00010000 + 32K + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/bd_ba6a.bxml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/bd_ba6a.bxml new file mode 100644 index 0000000..9824039 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/bd_ba6a.bxml @@ -0,0 +1,100 @@ + + + + Composite Fileset + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/hdl/bd_ba6a_wrapper.v b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/hdl/bd_ba6a_wrapper.v new file mode 100644 index 0000000..6046704 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/hdl/bd_ba6a_wrapper.v @@ -0,0 +1,173 @@ +//Copyright 1986-2018 Xilinx, Inc. All Rights Reserved. +//-------------------------------------------------------------------------------- +//Command: generate_target bd_ba6a_wrapper.bd +//Design : bd_ba6a_wrapper +//Purpose: IP block netlist +//-------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module bd_ba6a_wrapper + (Clk, + IO_addr_strobe, + IO_address, + IO_byte_enable, + IO_read_data, + IO_read_strobe, + IO_ready, + IO_write_data, + IO_write_strobe, + Reset, + TRACE_data_access, + TRACE_data_address, + TRACE_data_byte_enable, + TRACE_data_read, + TRACE_data_write, + TRACE_data_write_value, + TRACE_dcache_hit, + TRACE_dcache_rdy, + TRACE_dcache_read, + TRACE_dcache_req, + TRACE_delay_slot, + TRACE_ex_piperun, + TRACE_exception_kind, + TRACE_exception_taken, + TRACE_icache_hit, + TRACE_icache_rdy, + TRACE_icache_req, + TRACE_instruction, + TRACE_jump_hit, + TRACE_jump_taken, + TRACE_mb_halted, + TRACE_mem_piperun, + TRACE_msr_reg, + TRACE_new_reg_value, + TRACE_of_piperun, + TRACE_pc, + TRACE_pid_reg, + TRACE_reg_addr, + TRACE_reg_write, + TRACE_valid_instr); + input Clk; + output IO_addr_strobe; + output [31:0]IO_address; + output [3:0]IO_byte_enable; + input [31:0]IO_read_data; + output IO_read_strobe; + input IO_ready; + output [31:0]IO_write_data; + output IO_write_strobe; + input Reset; + output TRACE_data_access; + output [0:31]TRACE_data_address; + output [0:3]TRACE_data_byte_enable; + output TRACE_data_read; + output TRACE_data_write; + output [0:31]TRACE_data_write_value; + output TRACE_dcache_hit; + output TRACE_dcache_rdy; + output TRACE_dcache_read; + output TRACE_dcache_req; + output TRACE_delay_slot; + output TRACE_ex_piperun; + output [0:4]TRACE_exception_kind; + output TRACE_exception_taken; + output TRACE_icache_hit; + output TRACE_icache_rdy; + output TRACE_icache_req; + output [0:31]TRACE_instruction; + output TRACE_jump_hit; + output TRACE_jump_taken; + output TRACE_mb_halted; + output TRACE_mem_piperun; + output [0:14]TRACE_msr_reg; + output [0:31]TRACE_new_reg_value; + output TRACE_of_piperun; + output [0:31]TRACE_pc; + output [0:7]TRACE_pid_reg; + output [0:4]TRACE_reg_addr; + output TRACE_reg_write; + output TRACE_valid_instr; + + wire Clk; + wire IO_addr_strobe; + wire [31:0]IO_address; + wire [3:0]IO_byte_enable; + wire [31:0]IO_read_data; + wire IO_read_strobe; + wire IO_ready; + wire [31:0]IO_write_data; + wire IO_write_strobe; + wire Reset; + wire TRACE_data_access; + wire [0:31]TRACE_data_address; + wire [0:3]TRACE_data_byte_enable; + wire TRACE_data_read; + wire TRACE_data_write; + wire [0:31]TRACE_data_write_value; + wire TRACE_dcache_hit; + wire TRACE_dcache_rdy; + wire TRACE_dcache_read; + wire TRACE_dcache_req; + wire TRACE_delay_slot; + wire TRACE_ex_piperun; + wire [0:4]TRACE_exception_kind; + wire TRACE_exception_taken; + wire TRACE_icache_hit; + wire TRACE_icache_rdy; + wire TRACE_icache_req; + wire [0:31]TRACE_instruction; + wire TRACE_jump_hit; + wire TRACE_jump_taken; + wire TRACE_mb_halted; + wire TRACE_mem_piperun; + wire [0:14]TRACE_msr_reg; + wire [0:31]TRACE_new_reg_value; + wire TRACE_of_piperun; + wire [0:31]TRACE_pc; + wire [0:7]TRACE_pid_reg; + wire [0:4]TRACE_reg_addr; + wire TRACE_reg_write; + wire TRACE_valid_instr; + + bd_ba6a bd_ba6a_i + (.Clk(Clk), + .IO_addr_strobe(IO_addr_strobe), + .IO_address(IO_address), + .IO_byte_enable(IO_byte_enable), + .IO_read_data(IO_read_data), + .IO_read_strobe(IO_read_strobe), + .IO_ready(IO_ready), + .IO_write_data(IO_write_data), + .IO_write_strobe(IO_write_strobe), + .Reset(Reset), + .TRACE_data_access(TRACE_data_access), + .TRACE_data_address(TRACE_data_address), + .TRACE_data_byte_enable(TRACE_data_byte_enable), + .TRACE_data_read(TRACE_data_read), + .TRACE_data_write(TRACE_data_write), + .TRACE_data_write_value(TRACE_data_write_value), + .TRACE_dcache_hit(TRACE_dcache_hit), + .TRACE_dcache_rdy(TRACE_dcache_rdy), + .TRACE_dcache_read(TRACE_dcache_read), + .TRACE_dcache_req(TRACE_dcache_req), + .TRACE_delay_slot(TRACE_delay_slot), + .TRACE_ex_piperun(TRACE_ex_piperun), + .TRACE_exception_kind(TRACE_exception_kind), + .TRACE_exception_taken(TRACE_exception_taken), + .TRACE_icache_hit(TRACE_icache_hit), + .TRACE_icache_rdy(TRACE_icache_rdy), + .TRACE_icache_req(TRACE_icache_req), + .TRACE_instruction(TRACE_instruction), + .TRACE_jump_hit(TRACE_jump_hit), + .TRACE_jump_taken(TRACE_jump_taken), + .TRACE_mb_halted(TRACE_mb_halted), + .TRACE_mem_piperun(TRACE_mem_piperun), + .TRACE_msr_reg(TRACE_msr_reg), + .TRACE_new_reg_value(TRACE_new_reg_value), + .TRACE_of_piperun(TRACE_of_piperun), + .TRACE_pc(TRACE_pc), + .TRACE_pid_reg(TRACE_pid_reg), + .TRACE_reg_addr(TRACE_reg_addr), + .TRACE_reg_write(TRACE_reg_write), + .TRACE_valid_instr(TRACE_valid_instr)); +endmodule diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_0/bd_ba6a_microblaze_I_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_0/bd_ba6a_microblaze_I_0.xci new file mode 100644 index 0000000..066b427 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_0/bd_ba6a_microblaze_I_0.xci @@ -0,0 +1,955 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_ba6a_microblaze_I_0 + + + + 100000000 + 0.000 + + 30000000 + 0.000 + 1 + 32 + 0 + LEVEL_HIGH + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 100000000 + 0 + 0 + 0 + 0 + 0 + 100000000 + 1 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + 0 + 0 + LEVEL_HIGH + 0 + 0 + 0 + 100000000 + 0 + 0 + 0 + 0 + 0 + 100000000 + 1 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 17 + 1 + 1 + 0 + 1 + 3 + 0 + 0x0000000000000000 + 0 + 8192 + 32 + 17 + 0 + 0x0000000000000000 + 8192 + 0 + 0 + 0x000000003FFFFFFF + 4 + 0 + 0 + 32 + 0 + 5 + 0 + 0 + 1 + 0 + 0 + 8192 + 0 + 0 + 0 + 1 + 0 + 1 + 1 + virtexuplus + 0 + 0 + 100000000 + 0 + 0 + 32 + 0 + 0x0000000000000000 + 0 + 0 + 0x000000003FFFFFFF + 4 + 0 + 0 + 0 + 0 + bd_ba6a_microblaze_I_0 + 2 + 0 + 0 + 1 + 0 + 0 + 4 + 2 + 0 + 3 + 16 + 32 + 32 + 0 + 31 + 32 + 0 + 0 + 32 + 32 + 31 + 32 + 0 + 1 + 0 + 0 + 2 + 2 + 1 + 1 + 2 + 0 + 0 + 17 + 32 + 0 + 0x00 + 0x00000000 + 0x00000000 + 0 + 0 + 1 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 32 + 17 + 1 + 1 + 0 + 1 + 3 + 0 + 0x00000000 + 0 + 8192 + 32 + 17 + 0 + 0x0000000000000000 + 8192 + 0 + 0 + 0x000000003FFFFFFF + 4 + 0 + 0 + 0 + 32 + 0 + 5 + 0 + 0 + 1 + 0 + 0 + 8192 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 1 + 0 + 1 + 0 + 0 + 100000000 + 0 + 0 + 0 + 0x0000000000000000 + 0 + 0 + 0x000000003FFFFFFF + 4 + 0 + 0 + 0 + 0 + 0 + mb_microblaze_0 + 2 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 4 + 2 + 0 + 3 + 16 + 32 + 5 + 5 + 1 + 0 + 1 + 1 + 0 + 31 + 1 + 32 + 32 + 0 + 1 + 0 + 32 + 5 + 5 + 1 + 1 + 1 + 0 + 31 + 1 + 32 + 32 + 1 + 0 + 1 + 0 + 0 + 2 + 2 + 1 + 1 + 2 + 0 + 0 + 17 + 0 + 0x00 + 0x00000000 + 0 + 0 + 0 + 0 + 0 + 0 + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 0 + 1 + 0 + 1 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + bd_ba6a_microblaze_I_0 + 0 + 0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 7 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_0/bd_ba6a_microblaze_I_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_0/bd_ba6a_microblaze_I_0.xml new file mode 100644 index 0000000..f41fd1b --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_0/bd_ba6a_microblaze_I_0.xml @@ -0,0 +1,26887 @@ + + + xilinx.com + customized_ip + bd_ba6a_microblaze_I_0 + 1.0 + + + CLK.CLK + Clk + Clock input + + + + + + + CLK + + + Clk + + + + + + ASSOCIATED_BUSIF + M0_AXIS:S0_AXIS:M1_AXIS:S1_AXIS:M2_AXIS:S2_AXIS:M3_AXIS:S3_AXIS:M4_AXIS:S4_AXIS:M5_AXIS:S5_AXIS:M6_AXIS:S6_AXIS:M7_AXIS:S7_AXIS:M8_AXIS:S8_AXIS:M9_AXIS:S9_AXIS:M10_AXIS:S10_AXIS:M11_AXIS:S11_AXIS:M12_AXIS:S12_AXIS:M13_AXIS:S13_AXIS:M14_AXIS:S14_AXIS:M15_AXIS:S15_AXIS:DLMB:ILMB:M_AXI_DP:M_AXI_IP:M_AXI_DC:M_AXI_IC:M_ACE_DC:M_ACE_IC:MON_DLMB:MON_ILMB:MON_AXI_DP:MON_AXI_IP:MON_AXI_DC:MON_AXI_IC:MON_ACE_DC:MON_ACE_IC + + + ASSOCIATED_RESET + Reset + + + FREQ_HZ + Clk frequency + Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.RESET + Reset + Reset + + + + + + + RST + + + Reset + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PROCESSOR + + + + + INTERRUPT + INTERRUPT + Interrupt Input + + + + + + + ACK + + + Interrupt_Ack + + + + + ADDRESS + + + Interrupt_Address + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + LOW_LATENCY + 0 + + + + + + true + + + + + + MON_INTERRUPT + INTERRUPT + Interrupt Input + + + + + + + ACK + + + Interrupt_Ack + + + + + ADDRESS + + + Interrupt_Address + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + LOW_LATENCY + 0 + + + + + + false + + + + + + DLMB + DLMB + Data Local Memory Bus + + + + + + + + + ABUS + + + Data_Addr + + + + + ADDRSTROBE + + + D_AS + + + + + BE + + + Byte_Enable + + + + + CE + + + DCE + + + + + READDBUS + + + Data_Read + + + + + READSTROBE + + + Read_Strobe + + + + + READY + + + DReady + + + + + UE + + + DUE + + + + + WAIT + + + DWait + + + + + WRITEDBUS + + + Data_Write + + + + + WRITESTROBE + + + Write_Strobe + + + + + + ADDR_WIDTH + 32 + + + DATA_WIDTH + 32 + + + READ_WRITE_MODE + READ_WRITE + + + + + + true + + + + + + MON_DLMB + DLMB + Data Local Memory Bus Monitor + + + + + + + ABUS + + + Data_Addr + + + + + ADDRSTROBE + + + D_AS + + + + + BE + + + Byte_Enable + + + + + CE + + + DCE + + + + + READDBUS + + + Data_Read + + + + + READSTROBE + + + Read_Strobe + + + + + READY + + + DReady + + + + + UE + + + DUE + + + + + WAIT + + + DWait + + + + + WRITEDBUS + + + Data_Write + + + + + WRITESTROBE + + + Write_Strobe + + + + + + ADDR_WIDTH + 32 + + + DATA_WIDTH + 32 + + + READ_WRITE_MODE + READ_WRITE + + + + + + false + + + + + + ILMB + ILMB + Instruction Local Memory Bus + + + + + + + + + ABUS + + + Instr_Addr + + + + + ADDRSTROBE + + + I_AS + + + + + CE + + + ICE + + + + + READDBUS + + + Instr + + + + + READSTROBE + + + IFetch + + + + + READY + + + IReady + + + + + UE + + + IUE + + + + + WAIT + + + IWAIT + + + + + + ADDR_WIDTH + 32 + + + DATA_WIDTH + 32 + + + READ_WRITE_MODE + READ_ONLY + + + + + + true + + + + + + MON_ILMB + ILMB + Instruction Local Memory Bus Monitor + + + + + + + ABUS + + + Instr_Addr + + + + + ADDRSTROBE + + + I_AS + + + + + CE + + + ICE + + + + + READDBUS + + + Instr + + + + + READSTROBE + + + IFetch + + + + + READY + + + IReady + + + + + UE + + + IUE + + + + + WAIT + + + IWAIT + + + + + + ADDR_WIDTH + 32 + + + DATA_WIDTH + 32 + + + READ_WRITE_MODE + READ_ONLY + + + + + + false + + + + + + M_AXI_DP + M_AXI_DP + Master AXI4 Data Peripheral Interface + + + + + + + + + ARADDR + + + M_AXI_DP_ARADDR + + + + + ARBURST + + + M_AXI_DP_ARBURST + + + + + ARCACHE + + + M_AXI_DP_ARCACHE + + + + + ARID + + + M_AXI_DP_ARID + + + + + ARLEN + + + M_AXI_DP_ARLEN + + + + + ARLOCK + + + M_AXI_DP_ARLOCK + + + + + ARPROT + + + M_AXI_DP_ARPROT + + + + + ARQOS + + + M_AXI_DP_ARQOS + + + + + ARREADY + + + M_AXI_DP_ARREADY + + + + + ARSIZE + + + M_AXI_DP_ARSIZE + + + + + ARVALID + + + M_AXI_DP_ARVALID + + + + + AWADDR + + + M_AXI_DP_AWADDR + + + + + AWBURST + + + M_AXI_DP_AWBURST + + + + + AWCACHE + + + M_AXI_DP_AWCACHE + + + + + AWID + + + M_AXI_DP_AWID + + + + + AWLEN + + + M_AXI_DP_AWLEN + + + + + AWLOCK + + + M_AXI_DP_AWLOCK + + + + + AWPROT + + + M_AXI_DP_AWPROT + + + + + AWQOS + + + M_AXI_DP_AWQOS + + + + + AWREADY + + + M_AXI_DP_AWREADY + + + + + AWSIZE + + + M_AXI_DP_AWSIZE + + + + + AWVALID + + + M_AXI_DP_AWVALID + + + + + BID + + + M_AXI_DP_BID + + + + + BREADY + + + M_AXI_DP_BREADY + + + + + BRESP + + + M_AXI_DP_BRESP + + + + + BVALID + + + M_AXI_DP_BVALID + + + + + RDATA + + + M_AXI_DP_RDATA + + + + + RID + + + M_AXI_DP_RID + + + + + RLAST + + + M_AXI_DP_RLAST + + + + + RREADY + + + M_AXI_DP_RREADY + + + + + RRESP + + + M_AXI_DP_RRESP + + + + + RVALID + + + M_AXI_DP_RVALID + + + + + WDATA + + + M_AXI_DP_WDATA + + + + + WLAST + + + M_AXI_DP_WLAST + + + + + WREADY + + + M_AXI_DP_WREADY + + + + + WSTRB + + + M_AXI_DP_WSTRB + + + + + WVALID + + + M_AXI_DP_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 0 + + + DATA_WIDTH + 32 + + + ADDR_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 1 + + + NUM_WRITE_OUTSTANDING + 1 + + + NUM_READ_THREADS + 1 + + + NUM_WRITE_THREADS + 1 + + + MAX_BURST_LENGTH + 1 + + + PROTOCOL + AXI4LITE + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + MON_AXI_DP + M_AXI_DP + Master AXI4 Data Peripheral Interface Monitor + + + + + + + ARADDR + + + M_AXI_DP_ARADDR + + + + + ARBURST + + + M_AXI_DP_ARBURST + + + + + ARCACHE + + + M_AXI_DP_ARCACHE + + + + + ARID + + + M_AXI_DP_ARID + + + + + ARLEN + + + M_AXI_DP_ARLEN + + + + + ARLOCK + + + M_AXI_DP_ARLOCK + + + + + ARPROT + + + M_AXI_DP_ARPROT + + + + + ARQOS + + + M_AXI_DP_ARQOS + + + + + ARREADY + + + M_AXI_DP_ARREADY + + + + + ARSIZE + + + M_AXI_DP_ARSIZE + + + + + ARVALID + + + M_AXI_DP_ARVALID + + + + + AWADDR + + + M_AXI_DP_AWADDR + + + + + AWBURST + + + M_AXI_DP_AWBURST + + + + + AWCACHE + + + M_AXI_DP_AWCACHE + + + + + AWID + + + M_AXI_DP_AWID + + + + + AWLEN + + + M_AXI_DP_AWLEN + + + + + AWLOCK + + + M_AXI_DP_AWLOCK + + + + + AWPROT + + + M_AXI_DP_AWPROT + + + + + AWQOS + + + M_AXI_DP_AWQOS + + + + + AWREADY + + + M_AXI_DP_AWREADY + + + + + AWSIZE + + + M_AXI_DP_AWSIZE + + + + + AWVALID + + + M_AXI_DP_AWVALID + + + + + BID + + + M_AXI_DP_BID + + + + + BREADY + + + M_AXI_DP_BREADY + + + + + BRESP + + + M_AXI_DP_BRESP + + + + + BVALID + + + M_AXI_DP_BVALID + + + + + RDATA + + + M_AXI_DP_RDATA + + + + + RID + + + M_AXI_DP_RID + + + + + RLAST + + + M_AXI_DP_RLAST + + + + + RREADY + + + M_AXI_DP_RREADY + + + + + RRESP + + + M_AXI_DP_RRESP + + + + + RVALID + + + M_AXI_DP_RVALID + + + + + WDATA + + + M_AXI_DP_WDATA + + + + + WLAST + + + M_AXI_DP_WLAST + + + + + WREADY + + + M_AXI_DP_WREADY + + + + + WSTRB + + + M_AXI_DP_WSTRB + + + + + WVALID + + + M_AXI_DP_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 0 + + + DATA_WIDTH + 32 + + + ADDR_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 1 + + + NUM_WRITE_OUTSTANDING + 1 + + + NUM_READ_THREADS + 1 + + + NUM_WRITE_THREADS + 1 + + + MAX_BURST_LENGTH + 1 + + + PROTOCOL + AXI4LITE + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + M_AXI_IP + M_AXI_IP + Master AXI4 Instruction Peripheral Interface + + + + + + + + + ARADDR + + + M_AXI_IP_ARADDR + + + + + ARBURST + + + M_AXI_IP_ARBURST + + + + + ARCACHE + + + M_AXI_IP_ARCACHE + + + + + ARID + + + M_AXI_IP_ARID + + + + + ARLEN + + + M_AXI_IP_ARLEN + + + + + ARLOCK + + + M_AXI_IP_ARLOCK + + + + + ARPROT + + + M_AXI_IP_ARPROT + + + + + ARQOS + + + M_AXI_IP_ARQOS + + + + + ARREADY + + + M_AXI_IP_ARREADY + + + + + ARSIZE + + + M_AXI_IP_ARSIZE + + + + + ARVALID + + + M_AXI_IP_ARVALID + + + + + AWADDR + + + M_AXI_IP_AWADDR + + + + + AWBURST + + + M_AXI_IP_AWBURST + + + + + AWCACHE + + + M_AXI_IP_AWCACHE + + + + + AWID + + + M_AXI_IP_AWID + + + + + AWLEN + + + M_AXI_IP_AWLEN + + + + + AWLOCK + + + M_AXI_IP_AWLOCK + + + + + AWPROT + + + M_AXI_IP_AWPROT + + + + + AWQOS + + + M_AXI_IP_AWQOS + + + + + AWREADY + + + M_AXI_IP_AWREADY + + + + + AWSIZE + + + M_AXI_IP_AWSIZE + + + + + AWVALID + + + M_AXI_IP_AWVALID + + + + + BID + + + M_AXI_IP_BID + + + + + BREADY + + + M_AXI_IP_BREADY + + + + + BRESP + + + M_AXI_IP_BRESP + + + + + BVALID + + + M_AXI_IP_BVALID + + + + + RDATA + + + M_AXI_IP_RDATA + + + + + RID + + + M_AXI_IP_RID + + + + + RLAST + + + M_AXI_IP_RLAST + + + + + RREADY + + + M_AXI_IP_RREADY + + + + + RRESP + + + M_AXI_IP_RRESP + + + + + RVALID + + + M_AXI_IP_RVALID + + + + + WDATA + + + M_AXI_IP_WDATA + + + + + WLAST + + + M_AXI_IP_WLAST + + + + + WREADY + + + M_AXI_IP_WREADY + + + + + WSTRB + + + M_AXI_IP_WSTRB + + + + + WVALID + + + M_AXI_IP_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 0 + + + DATA_WIDTH + 32 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4LITE + + + NUM_READ_OUTSTANDING + 1 + + + NUM_READ_THREADS + 1 + + + MAX_BURST_LENGTH + 1 + + + HAS_WSTRB + 0 + + + HAS_BRESP + 0 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + MON_AXI_IP + M_AXI_IP + Master AXI4 Instruction Peripheral Interface Monitor + + + + + + + ARADDR + + + M_AXI_IP_ARADDR + + + + + ARBURST + + + M_AXI_IP_ARBURST + + + + + ARCACHE + + + M_AXI_IP_ARCACHE + + + + + ARID + + + M_AXI_IP_ARID + + + + + ARLEN + + + M_AXI_IP_ARLEN + + + + + ARLOCK + + + M_AXI_IP_ARLOCK + + + + + ARPROT + + + M_AXI_IP_ARPROT + + + + + ARQOS + + + M_AXI_IP_ARQOS + + + + + ARREADY + + + M_AXI_IP_ARREADY + + + + + ARSIZE + + + M_AXI_IP_ARSIZE + + + + + ARVALID + + + M_AXI_IP_ARVALID + + + + + AWADDR + + + M_AXI_IP_AWADDR + + + + + AWBURST + + + M_AXI_IP_AWBURST + + + + + AWCACHE + + + M_AXI_IP_AWCACHE + + + + + AWID + + + M_AXI_IP_AWID + + + + + AWLEN + + + M_AXI_IP_AWLEN + + + + + AWLOCK + + + M_AXI_IP_AWLOCK + + + + + AWPROT + + + M_AXI_IP_AWPROT + + + + + AWQOS + + + M_AXI_IP_AWQOS + + + + + AWREADY + + + M_AXI_IP_AWREADY + + + + + AWSIZE + + + M_AXI_IP_AWSIZE + + + + + AWVALID + + + M_AXI_IP_AWVALID + + + + + BID + + + M_AXI_IP_BID + + + + + BREADY + + + M_AXI_IP_BREADY + + + + + BRESP + + + M_AXI_IP_BRESP + + + + + BVALID + + + M_AXI_IP_BVALID + + + + + RDATA + + + M_AXI_IP_RDATA + + + + + RID + + + M_AXI_IP_RID + + + + + RLAST + + + M_AXI_IP_RLAST + + + + + RREADY + + + M_AXI_IP_RREADY + + + + + RRESP + + + M_AXI_IP_RRESP + + + + + RVALID + + + M_AXI_IP_RVALID + + + + + WDATA + + + M_AXI_IP_WDATA + + + + + WLAST + + + M_AXI_IP_WLAST + + + + + WREADY + + + M_AXI_IP_WREADY + + + + + WSTRB + + + M_AXI_IP_WSTRB + + + + + WVALID + + + M_AXI_IP_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 0 + + + DATA_WIDTH + 32 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4LITE + + + NUM_READ_OUTSTANDING + 1 + + + NUM_READ_THREADS + 1 + + + MAX_BURST_LENGTH + 1 + + + HAS_WSTRB + 0 + + + HAS_BRESP + 0 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + M0_AXIS + M0_AXIS + Master AXI4 Stream Interface 0 + + + + + + + TDATA + + + M0_AXIS_TDATA + + + + + TLAST + + + M0_AXIS_TLAST + + + + + TREADY + + + M0_AXIS_TREADY + + + + + TVALID + + + M0_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S0_AXIS + S0_AXIS + Slave AXI4 Stream Interface 0 + + + + + + + TDATA + + + S0_AXIS_TDATA + + + + + TLAST + + + S0_AXIS_TLAST + + + + + TREADY + + + S0_AXIS_TREADY + + + + + TVALID + + + S0_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M1_AXIS + M1_AXIS + Master AXI4 Stream Interface 1 + + + + + + + TDATA + + + M1_AXIS_TDATA + + + + + TLAST + + + M1_AXIS_TLAST + + + + + TREADY + + + M1_AXIS_TREADY + + + + + TVALID + + + M1_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S1_AXIS + S1_AXIS + Slave AXI4 Stream Interface 1 + + + + + + + TDATA + + + S1_AXIS_TDATA + + + + + TLAST + + + S1_AXIS_TLAST + + + + + TREADY + + + S1_AXIS_TREADY + + + + + TVALID + + + S1_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M2_AXIS + M2_AXIS + Master AXI4 Stream Interface 2 + + + + + + + TDATA + + + M2_AXIS_TDATA + + + + + TLAST + + + M2_AXIS_TLAST + + + + + TREADY + + + M2_AXIS_TREADY + + + + + TVALID + + + M2_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S2_AXIS + S2_AXIS + Slave AXI4 Stream Interface 2 + + + + + + + TDATA + + + S2_AXIS_TDATA + + + + + TLAST + + + S2_AXIS_TLAST + + + + + TREADY + + + S2_AXIS_TREADY + + + + + TVALID + + + S2_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M3_AXIS + M3_AXIS + Master AXI4 Stream Interface 3 + + + + + + + TDATA + + + M3_AXIS_TDATA + + + + + TLAST + + + M3_AXIS_TLAST + + + + + TREADY + + + M3_AXIS_TREADY + + + + + TVALID + + + M3_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S3_AXIS + S3_AXIS + Slave AXI4 Stream Interface 3 + + + + + + + TDATA + + + S3_AXIS_TDATA + + + + + TLAST + + + S3_AXIS_TLAST + + + + + TREADY + + + S3_AXIS_TREADY + + + + + TVALID + + + S3_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M4_AXIS + M4_AXIS + Master AXI4 Stream Interface 4 + + + + + + + TDATA + + + M4_AXIS_TDATA + + + + + TLAST + + + M4_AXIS_TLAST + + + + + TREADY + + + M4_AXIS_TREADY + + + + + TVALID + + + M4_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S4_AXIS + S4_AXIS + Slave AXI4 Stream Interface 4 + + + + + + + TDATA + + + S4_AXIS_TDATA + + + + + TLAST + + + S4_AXIS_TLAST + + + + + TREADY + + + S4_AXIS_TREADY + + + + + TVALID + + + S4_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M5_AXIS + M5_AXIS + Master AXI4 Stream Interface 5 + + + + + + + TDATA + + + M5_AXIS_TDATA + + + + + TLAST + + + M5_AXIS_TLAST + + + + + TREADY + + + M5_AXIS_TREADY + + + + + TVALID + + + M5_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S5_AXIS + S5_AXIS + Slave AXI4 Stream Interface 5 + + + + + + + TDATA + + + S5_AXIS_TDATA + + + + + TLAST + + + S5_AXIS_TLAST + + + + + TREADY + + + S5_AXIS_TREADY + + + + + TVALID + + + S5_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M6_AXIS + M6_AXIS + Master AXI4 Stream Interface 6 + + + + + + + TDATA + + + M6_AXIS_TDATA + + + + + TLAST + + + M6_AXIS_TLAST + + + + + TREADY + + + M6_AXIS_TREADY + + + + + TVALID + + + M6_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S6_AXIS + S6_AXIS + Slave AXI4 Stream Interface 6 + + + + + + + TDATA + + + S6_AXIS_TDATA + + + + + TLAST + + + S6_AXIS_TLAST + + + + + TREADY + + + S6_AXIS_TREADY + + + + + TVALID + + + S6_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M7_AXIS + M7_AXIS + Master AXI4 Stream Interface 7 + + + + + + + TDATA + + + M7_AXIS_TDATA + + + + + TLAST + + + M7_AXIS_TLAST + + + + + TREADY + + + M7_AXIS_TREADY + + + + + TVALID + + + M7_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S7_AXIS + S7_AXIS + Slave AXI4 Stream Interface 7 + + + + + + + TDATA + + + S7_AXIS_TDATA + + + + + TLAST + + + S7_AXIS_TLAST + + + + + TREADY + + + S7_AXIS_TREADY + + + + + TVALID + + + S7_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M8_AXIS + M8_AXIS + Master AXI4 Stream Interface 8 + + + + + + + TDATA + + + M8_AXIS_TDATA + + + + + TLAST + + + M8_AXIS_TLAST + + + + + TREADY + + + M8_AXIS_TREADY + + + + + TVALID + + + M8_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S8_AXIS + S8_AXIS + Slave AXI4 Stream Interface 8 + + + + + + + TDATA + + + S8_AXIS_TDATA + + + + + TLAST + + + S8_AXIS_TLAST + + + + + TREADY + + + S8_AXIS_TREADY + + + + + TVALID + + + S8_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M9_AXIS + M9_AXIS + Master AXI4 Stream Interface 9 + + + + + + + TDATA + + + M9_AXIS_TDATA + + + + + TLAST + + + M9_AXIS_TLAST + + + + + TREADY + + + M9_AXIS_TREADY + + + + + TVALID + + + M9_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S9_AXIS + S9_AXIS + Slave AXI4 Stream Interface 9 + + + + + + + TDATA + + + S9_AXIS_TDATA + + + + + TLAST + + + S9_AXIS_TLAST + + + + + TREADY + + + S9_AXIS_TREADY + + + + + TVALID + + + S9_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M10_AXIS + M10_AXIS + Master AXI4 Stream Interface 10 + + + + + + + TDATA + + + M10_AXIS_TDATA + + + + + TLAST + + + M10_AXIS_TLAST + + + + + TREADY + + + M10_AXIS_TREADY + + + + + TVALID + + + M10_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S10_AXIS + S10_AXIS + Slave AXI4 Stream Interface 10 + + + + + + + TDATA + + + S10_AXIS_TDATA + + + + + TLAST + + + S10_AXIS_TLAST + + + + + TREADY + + + S10_AXIS_TREADY + + + + + TVALID + + + S10_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M11_AXIS + M11_AXIS + Master AXI4 Stream Interface 11 + + + + + + + TDATA + + + M11_AXIS_TDATA + + + + + TLAST + + + M11_AXIS_TLAST + + + + + TREADY + + + M11_AXIS_TREADY + + + + + TVALID + + + M11_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S11_AXIS + S11_AXIS + Slave AXI4 Stream Interface 11 + + + + + + + TDATA + + + S11_AXIS_TDATA + + + + + TLAST + + + S11_AXIS_TLAST + + + + + TREADY + + + S11_AXIS_TREADY + + + + + TVALID + + + S11_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M12_AXIS + M12_AXIS + Master AXI4 Stream Interface 12 + + + + + + + TDATA + + + M12_AXIS_TDATA + + + + + TLAST + + + M12_AXIS_TLAST + + + + + TREADY + + + M12_AXIS_TREADY + + + + + TVALID + + + M12_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S12_AXIS + S12_AXIS + Slave AXI4 Stream Interface 12 + + + + + + + TDATA + + + S12_AXIS_TDATA + + + + + TLAST + + + S12_AXIS_TLAST + + + + + TREADY + + + S12_AXIS_TREADY + + + + + TVALID + + + S12_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M13_AXIS + M13_AXIS + Master AXI4 Stream Interface 13 + + + + + + + TDATA + + + M13_AXIS_TDATA + + + + + TLAST + + + M13_AXIS_TLAST + + + + + TREADY + + + M13_AXIS_TREADY + + + + + TVALID + + + M13_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S13_AXIS + S13_AXIS + Slave AXI4 Stream Interface 13 + + + + + + + TDATA + + + S13_AXIS_TDATA + + + + + TLAST + + + S13_AXIS_TLAST + + + + + TREADY + + + S13_AXIS_TREADY + + + + + TVALID + + + S13_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M14_AXIS + M14_AXIS + Master AXI4 Stream Interface 14 + + + + + + + TDATA + + + M14_AXIS_TDATA + + + + + TLAST + + + M14_AXIS_TLAST + + + + + TREADY + + + M14_AXIS_TREADY + + + + + TVALID + + + M14_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S14_AXIS + S14_AXIS + Slave AXI4 Stream Interface 14 + + + + + + + TDATA + + + S14_AXIS_TDATA + + + + + TLAST + + + S14_AXIS_TLAST + + + + + TREADY + + + S14_AXIS_TREADY + + + + + TVALID + + + S14_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M15_AXIS + M15_AXIS + Master AXI4 Stream Interface 15 + + + + + + + TDATA + + + M15_AXIS_TDATA + + + + + TLAST + + + M15_AXIS_TLAST + + + + + TREADY + + + M15_AXIS_TREADY + + + + + TVALID + + + M15_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S15_AXIS + S15_AXIS + Slave AXI4 Stream Interface 15 + + + + + + + TDATA + + + S15_AXIS_TDATA + + + + + TLAST + + + S15_AXIS_TLAST + + + + + TREADY + + + S15_AXIS_TREADY + + + + + TVALID + + + S15_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M_AXI_DC + M_AXI_DC + Master AXI4 Data Cache Interface + + + + + + + + + ARADDR + + + M_AXI_DC_ARADDR + + + + + ARBURST + + + M_AXI_DC_ARBURST + + + + + ARCACHE + + + M_AXI_DC_ARCACHE + + + + + ARID + + + M_AXI_DC_ARID + + + + + ARLEN + + + M_AXI_DC_ARLEN + + + + + ARLOCK + + + M_AXI_DC_ARLOCK + + + + + ARPROT + + + M_AXI_DC_ARPROT + + + + + ARQOS + + + M_AXI_DC_ARQOS + + + + + ARREADY + + + M_AXI_DC_ARREADY + + + + + ARSIZE + + + M_AXI_DC_ARSIZE + + + + + ARUSER + + + M_AXI_DC_ARUSER + + + + + ARVALID + + + M_AXI_DC_ARVALID + + + + + AWADDR + + + M_AXI_DC_AWADDR + + + + + AWBURST + + + M_AXI_DC_AWBURST + + + + + AWCACHE + + + M_AXI_DC_AWCACHE + + + + + AWID + + + M_AXI_DC_AWID + + + + + AWLEN + + + M_AXI_DC_AWLEN + + + + + AWLOCK + + + M_AXI_DC_AWLOCK + + + + + AWPROT + + + M_AXI_DC_AWPROT + + + + + AWQOS + + + M_AXI_DC_AWQOS + + + + + AWREADY + + + M_AXI_DC_AWREADY + + + + + AWSIZE + + + M_AXI_DC_AWSIZE + + + + + AWUSER + + + M_AXI_DC_AWUSER + + + + + AWVALID + + + M_AXI_DC_AWVALID + + + + + BID + + + M_AXI_DC_BID + + + + + BREADY + + + M_AXI_DC_BREADY + + + + + BRESP + + + M_AXI_DC_BRESP + + + + + BUSER + + + M_AXI_DC_BUSER + + + + + BVALID + + + M_AXI_DC_BVALID + + + + + RDATA + + + M_AXI_DC_RDATA + + + + + RID + + + M_AXI_DC_RID + + + + + RLAST + + + M_AXI_DC_RLAST + + + + + RREADY + + + M_AXI_DC_RREADY + + + + + RRESP + + + M_AXI_DC_RRESP + + + + + RUSER + + + M_AXI_DC_RUSER + + + + + RVALID + + + M_AXI_DC_RVALID + + + + + WDATA + + + M_AXI_DC_WDATA + + + + + WLAST + + + M_AXI_DC_WLAST + + + + + WREADY + + + M_AXI_DC_WREADY + + + + + WSTRB + + + M_AXI_DC_WSTRB + + + + + WUSER + + + M_AXI_DC_WUSER + + + + + WVALID + + + M_AXI_DC_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 1 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4 + + + AWUSER_WIDTH + 0 + + + ARUSER_WIDTH + 0 + + + WUSER_WIDTH + 0 + + + WUSER_BITS_PER_BYTE + 0 + + + RUSER_WIDTH + 0 + + + RUSER_BITS_PER_BYTE + 0 + + + BUSER_WIDTH + 0 + + + NUM_READ_OUTSTANDING + 2 + + + NUM_WRITE_OUTSTANDING + 32 + + + NUM_READ_THREADS + 1 + + + NUM_WRITE_THREADS + 1 + + + DATA_WIDTH + 32 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + + false + + + + + + MON_AXI_DC + M_AXI_DC + Master AXI4 Data Cache Interface Monitor + + + + + + + ARADDR + + + M_AXI_DC_ARADDR + + + + + ARBURST + + + M_AXI_DC_ARBURST + + + + + ARCACHE + + + M_AXI_DC_ARCACHE + + + + + ARID + + + M_AXI_DC_ARID + + + + + ARLEN + + + M_AXI_DC_ARLEN + + + + + ARLOCK + + + M_AXI_DC_ARLOCK + + + + + ARPROT + + + M_AXI_DC_ARPROT + + + + + ARQOS + + + M_AXI_DC_ARQOS + + + + + ARREADY + + + M_AXI_DC_ARREADY + + + + + ARSIZE + + + M_AXI_DC_ARSIZE + + + + + ARUSER + + + M_AXI_DC_ARUSER + + + + + ARVALID + + + M_AXI_DC_ARVALID + + + + + AWADDR + + + M_AXI_DC_AWADDR + + + + + AWBURST + + + M_AXI_DC_AWBURST + + + + + AWCACHE + + + M_AXI_DC_AWCACHE + + + + + AWID + + + M_AXI_DC_AWID + + + + + AWLEN + + + M_AXI_DC_AWLEN + + + + + AWLOCK + + + M_AXI_DC_AWLOCK + + + + + AWPROT + + + M_AXI_DC_AWPROT + + + + + AWQOS + + + M_AXI_DC_AWQOS + + + + + AWREADY + + + M_AXI_DC_AWREADY + + + + + AWSIZE + + + M_AXI_DC_AWSIZE + + + + + AWUSER + + + M_AXI_DC_AWUSER + + + + + AWVALID + + + M_AXI_DC_AWVALID + + + + + BID + + + M_AXI_DC_BID + + + + + BREADY + + + M_AXI_DC_BREADY + + + + + BRESP + + + M_AXI_DC_BRESP + + + + + BUSER + + + M_AXI_DC_BUSER + + + + + BVALID + + + M_AXI_DC_BVALID + + + + + RDATA + + + M_AXI_DC_RDATA + + + + + RID + + + M_AXI_DC_RID + + + + + RLAST + + + M_AXI_DC_RLAST + + + + + RREADY + + + M_AXI_DC_RREADY + + + + + RRESP + + + M_AXI_DC_RRESP + + + + + RUSER + + + M_AXI_DC_RUSER + + + + + RVALID + + + M_AXI_DC_RVALID + + + + + WDATA + + + M_AXI_DC_WDATA + + + + + WLAST + + + M_AXI_DC_WLAST + + + + + WREADY + + + M_AXI_DC_WREADY + + + + + WSTRB + + + M_AXI_DC_WSTRB + + + + + WUSER + + + M_AXI_DC_WUSER + + + + + WVALID + + + M_AXI_DC_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 1 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4 + + + AWUSER_WIDTH + 0 + + + ARUSER_WIDTH + 0 + + + WUSER_WIDTH + 0 + + + WUSER_BITS_PER_BYTE + 0 + + + RUSER_WIDTH + 0 + + + RUSER_BITS_PER_BYTE + 0 + + + BUSER_WIDTH + 0 + + + NUM_READ_OUTSTANDING + 2 + + + NUM_WRITE_OUTSTANDING + 32 + + + NUM_READ_THREADS + 1 + + + NUM_WRITE_THREADS + 1 + + + DATA_WIDTH + 32 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + + false + + + + + + M_ACE_DC + M_ACE_DC + Master ACE Data Cache Interface + + + + + + + + + ACADDR + + + M_AXI_DC_ACADDR + + + + + ACPROT + + + M_AXI_DC_ACPROT + + + + + ACREADY + + + M_AXI_DC_ACREADY + + + + + ACSNOOP + + + M_AXI_DC_ACSNOOP + + + + + ACVALID + + + M_AXI_DC_ACVALID + + + + + ARADDR + + + M_AXI_DC_ARADDR + + + + + ARBAR + + + M_AXI_DC_ARBAR + + + + + ARBURST + + + M_AXI_DC_ARBURST + + + + + ARCACHE + + + M_AXI_DC_ARCACHE + + + + + ARDOMAIN + + + M_AXI_DC_ARDOMAIN + + + + + ARID + + + M_AXI_DC_ARID + + + + + ARLEN + + + M_AXI_DC_ARLEN + + + + + ARLOCK + + + M_AXI_DC_ARLOCK + + + + + ARPROT + + + M_AXI_DC_ARPROT + + + + + ARQOS + + + M_AXI_DC_ARQOS + + + + + ARREADY + + + M_AXI_DC_ARREADY + + + + + ARSIZE + + + M_AXI_DC_ARSIZE + + + + + ARSNOOP + + + M_AXI_DC_ARSNOOP + + + + + ARUSER + + + M_AXI_DC_ARUSER + + + + + ARVALID + + + M_AXI_DC_ARVALID + + + + + AWADDR + + + M_AXI_DC_AWADDR + + + + + AWBAR + + + M_AXI_DC_AWBAR + + + + + AWBURST + + + M_AXI_DC_AWBURST + + + + + AWCACHE + + + M_AXI_DC_AWCACHE + + + + + AWDOMAIN + + + M_AXI_DC_AWDOMAIN + + + + + AWID + + + M_AXI_DC_AWID + + + + + AWLEN + + + M_AXI_DC_AWLEN + + + + + AWLOCK + + + M_AXI_DC_AWLOCK + + + + + AWPROT + + + M_AXI_DC_AWPROT + + + + + AWQOS + + + M_AXI_DC_AWQOS + + + + + AWREADY + + + M_AXI_DC_AWREADY + + + + + AWSIZE + + + M_AXI_DC_AWSIZE + + + + + AWSNOOP + + + M_AXI_DC_AWSNOOP + + + + + AWUSER + + + M_AXI_DC_AWUSER + + + + + AWVALID + + + M_AXI_DC_AWVALID + + + + + BID + + + M_AXI_DC_BID + + + + + BREADY + + + M_AXI_DC_BREADY + + + + + BRESP + + + M_AXI_DC_BRESP + + + + + BUSER + + + M_AXI_DC_BUSER + + + + + BVALID + + + M_AXI_DC_BVALID + + + + + CDDATA + + + M_AXI_DC_CDDATA + + + + + CDLAST + + + M_AXI_DC_CDLAST + + + + + CDREADY + + + M_AXI_DC_CDREADY + + + + + CDVALID + + + M_AXI_DC_CDVALID + + + + + CRREADY + + + M_AXI_DC_CRREADY + + + + + CRRESP + + + M_AXI_DC_CRRESP + + + + + CRVALID + + + M_AXI_DC_CRVALID + + + + + RACK + + + M_AXI_DC_RACK + + + + + RDATA + + + M_AXI_DC_RDATA + + + + + RID + + + M_AXI_DC_RID + + + + + RLAST + + + M_AXI_DC_RLAST + + + + + RREADY + + + M_AXI_DC_RREADY + + + + + RRESP + + + M_AXI_DC_RRESP + + + + + RUSER + + + M_AXI_DC_RUSER + + + + + RVALID + + + M_AXI_DC_RVALID + + + + + WACK + + + M_AXI_DC_WACK + + + + + WDATA + + + M_AXI_DC_WDATA + + + + + WLAST + + + M_AXI_DC_WLAST + + + + + WREADY + + + M_AXI_DC_WREADY + + + + + WSTRB + + + M_AXI_DC_WSTRB + + + + + WUSER + + + M_AXI_DC_WUSER + + + + + WVALID + + + M_AXI_DC_WVALID + + + + + + ID_WIDTH + 1 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + ACE + + + NUM_READ_OUTSTANDING + 2 + + + NUM_WRITE_OUTSTANDING + 32 + + + DATA_WIDTH + 32 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + + + + false + + + + + + MON_ACE_DC + M_ACE_DC + Master ACE Data Cache Interface Monitor + + + + + + + ACADDR + + + M_AXI_DC_ACADDR + + + + + ACPROT + + + M_AXI_DC_ACPROT + + + + + ACREADY + + + M_AXI_DC_ACREADY + + + + + ACSNOOP + + + M_AXI_DC_ACSNOOP + + + + + ACVALID + + + M_AXI_DC_ACVALID + + + + + ARADDR + + + M_AXI_DC_ARADDR + + + + + ARBAR + + + M_AXI_DC_ARBAR + + + + + ARBURST + + + M_AXI_DC_ARBURST + + + + + ARCACHE + + + M_AXI_DC_ARCACHE + + + + + ARDOMAIN + + + M_AXI_DC_ARDOMAIN + + + + + ARID + + + M_AXI_DC_ARID + + + + + ARLEN + + + M_AXI_DC_ARLEN + + + + + ARLOCK + + + M_AXI_DC_ARLOCK + + + + + ARPROT + + + M_AXI_DC_ARPROT + + + + + ARQOS + + + M_AXI_DC_ARQOS + + + + + ARREADY + + + M_AXI_DC_ARREADY + + + + + ARSIZE + + + M_AXI_DC_ARSIZE + + + + + ARSNOOP + + + M_AXI_DC_ARSNOOP + + + + + ARUSER + + + M_AXI_DC_ARUSER + + + + + ARVALID + + + M_AXI_DC_ARVALID + + + + + AWADDR + + + M_AXI_DC_AWADDR + + + + + AWBAR + + + M_AXI_DC_AWBAR + + + + + AWBURST + + + M_AXI_DC_AWBURST + + + + + AWCACHE + + + M_AXI_DC_AWCACHE + + + + + AWDOMAIN + + + M_AXI_DC_AWDOMAIN + + + + + AWID + + + M_AXI_DC_AWID + + + + + AWLEN + + + M_AXI_DC_AWLEN + + + + + AWLOCK + + + M_AXI_DC_AWLOCK + + + + + AWPROT + + + M_AXI_DC_AWPROT + + + + + AWQOS + + + M_AXI_DC_AWQOS + + + + + AWREADY + + + M_AXI_DC_AWREADY + + + + + AWSIZE + + + M_AXI_DC_AWSIZE + + + + + AWSNOOP + + + M_AXI_DC_AWSNOOP + + + + + AWUSER + + + M_AXI_DC_AWUSER + + + + + AWVALID + + + M_AXI_DC_AWVALID + + + + + BID + + + M_AXI_DC_BID + + + + + BREADY + + + M_AXI_DC_BREADY + + + + + BRESP + + + M_AXI_DC_BRESP + + + + + BUSER + + + M_AXI_DC_BUSER + + + + + BVALID + + + M_AXI_DC_BVALID + + + + + CDDATA + + + M_AXI_DC_CDDATA + + + + + CDLAST + + + M_AXI_DC_CDLAST + + + + + CDREADY + + + M_AXI_DC_CDREADY + + + + + CDVALID + + + M_AXI_DC_CDVALID + + + + + CRREADY + + + M_AXI_DC_CRREADY + + + + + CRRESP + + + M_AXI_DC_CRRESP + + + + + CRVALID + + + M_AXI_DC_CRVALID + + + + + RACK + + + M_AXI_DC_RACK + + + + + RDATA + + + M_AXI_DC_RDATA + + + + + RID + + + M_AXI_DC_RID + + + + + RLAST + + + M_AXI_DC_RLAST + + + + + RREADY + + + M_AXI_DC_RREADY + + + + + RRESP + + + M_AXI_DC_RRESP + + + + + RUSER + + + M_AXI_DC_RUSER + + + + + RVALID + + + M_AXI_DC_RVALID + + + + + WACK + + + M_AXI_DC_WACK + + + + + WDATA + + + M_AXI_DC_WDATA + + + + + WLAST + + + M_AXI_DC_WLAST + + + + + WREADY + + + M_AXI_DC_WREADY + + + + + WSTRB + + + M_AXI_DC_WSTRB + + + + + WUSER + + + M_AXI_DC_WUSER + + + + + WVALID + + + M_AXI_DC_WVALID + + + + + + ID_WIDTH + 1 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + ACE + + + NUM_READ_OUTSTANDING + 2 + + + NUM_WRITE_OUTSTANDING + 32 + + + DATA_WIDTH + 32 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + + + + false + + + + + + M_AXI_IC + M_AXI_IC + Master AXI4 Instruction Cache Interface + + + + + + + + + ARADDR + + + M_AXI_IC_ARADDR + + + + + ARBURST + + + M_AXI_IC_ARBURST + + + + + ARCACHE + + + M_AXI_IC_ARCACHE + + + + + ARID + + + M_AXI_IC_ARID + + + + + ARLEN + + + M_AXI_IC_ARLEN + + + + + ARLOCK + + + M_AXI_IC_ARLOCK + + + + + ARPROT + + + M_AXI_IC_ARPROT + + + + + ARQOS + + + M_AXI_IC_ARQOS + + + + + ARREADY + + + M_AXI_IC_ARREADY + + + + + ARSIZE + + + M_AXI_IC_ARSIZE + + + + + ARUSER + + + M_AXI_IC_ARUSER + + + + + ARVALID + + + M_AXI_IC_ARVALID + + + + + AWADDR + + + M_AXI_IC_AWADDR + + + + + AWBURST + + + M_AXI_IC_AWBURST + + + + + AWCACHE + + + M_AXI_IC_AWCACHE + + + + + AWID + + + M_AXI_IC_AWID + + + + + AWLEN + + + M_AXI_IC_AWLEN + + + + + AWLOCK + + + M_AXI_IC_AWLOCK + + + + + AWPROT + + + M_AXI_IC_AWPROT + + + + + AWQOS + + + M_AXI_IC_AWQOS + + + + + AWREADY + + + M_AXI_IC_AWREADY + + + + + AWSIZE + + + M_AXI_IC_AWSIZE + + + + + AWUSER + + + M_AXI_IC_AWUSER + + + + + AWVALID + + + M_AXI_IC_AWVALID + + + + + BID + + + M_AXI_IC_BID + + + + + BREADY + + + M_AXI_IC_BREADY + + + + + BRESP + + + M_AXI_IC_BRESP + + + + + BUSER + + + M_AXI_IC_BUSER + + + + + BVALID + + + M_AXI_IC_BVALID + + + + + RDATA + + + M_AXI_IC_RDATA + + + + + RID + + + M_AXI_IC_RID + + + + + RLAST + + + M_AXI_IC_RLAST + + + + + RREADY + + + M_AXI_IC_RREADY + + + + + RRESP + + + M_AXI_IC_RRESP + + + + + RUSER + + + M_AXI_IC_RUSER + + + + + RVALID + + + M_AXI_IC_RVALID + + + + + WDATA + + + M_AXI_IC_WDATA + + + + + WLAST + + + M_AXI_IC_WLAST + + + + + WREADY + + + M_AXI_IC_WREADY + + + + + WSTRB + + + M_AXI_IC_WSTRB + + + + + WUSER + + + M_AXI_IC_WUSER + + + + + WVALID + + + M_AXI_IC_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 1 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4 + + + AWUSER_WIDTH + 0 + + + ARUSER_WIDTH + 0 + + + WUSER_WIDTH + 0 + + + WUSER_BITS_PER_BYTE + 0 + + + RUSER_WIDTH + 0 + + + RUSER_BITS_PER_BYTE + 0 + + + BUSER_WIDTH + 0 + + + DATA_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 2 + + + NUM_READ_THREADS + 1 + + + MAX_BURST_LENGTH + 4 + + + HAS_WSTRB + 0 + + + HAS_BRESP + 0 + + + FREQ_HZ + 100000000 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + + + + false + + + + + + MON_AXI_IC + M_AXI_IC + Master AXI4 Instruction Cache Interface Monitor + + + + + + + ARADDR + + + M_AXI_IC_ARADDR + + + + + ARBURST + + + M_AXI_IC_ARBURST + + + + + ARCACHE + + + M_AXI_IC_ARCACHE + + + + + ARID + + + M_AXI_IC_ARID + + + + + ARLEN + + + M_AXI_IC_ARLEN + + + + + ARLOCK + + + M_AXI_IC_ARLOCK + + + + + ARPROT + + + M_AXI_IC_ARPROT + + + + + ARQOS + + + M_AXI_IC_ARQOS + + + + + ARREADY + + + M_AXI_IC_ARREADY + + + + + ARSIZE + + + M_AXI_IC_ARSIZE + + + + + ARUSER + + + M_AXI_IC_ARUSER + + + + + ARVALID + + + M_AXI_IC_ARVALID + + + + + AWADDR + + + M_AXI_IC_AWADDR + + + + + AWBURST + + + M_AXI_IC_AWBURST + + + + + AWCACHE + + + M_AXI_IC_AWCACHE + + + + + AWID + + + M_AXI_IC_AWID + + + + + AWLEN + + + M_AXI_IC_AWLEN + + + + + AWLOCK + + + M_AXI_IC_AWLOCK + + + + + AWPROT + + + M_AXI_IC_AWPROT + + + + + AWQOS + + + M_AXI_IC_AWQOS + + + + + AWREADY + + + M_AXI_IC_AWREADY + + + + + AWSIZE + + + M_AXI_IC_AWSIZE + + + + + AWUSER + + + M_AXI_IC_AWUSER + + + + + AWVALID + + + M_AXI_IC_AWVALID + + + + + BID + + + M_AXI_IC_BID + + + + + BREADY + + + M_AXI_IC_BREADY + + + + + BRESP + + + M_AXI_IC_BRESP + + + + + BUSER + + + M_AXI_IC_BUSER + + + + + BVALID + + + M_AXI_IC_BVALID + + + + + RDATA + + + M_AXI_IC_RDATA + + + + + RID + + + M_AXI_IC_RID + + + + + RLAST + + + M_AXI_IC_RLAST + + + + + RREADY + + + M_AXI_IC_RREADY + + + + + RRESP + + + M_AXI_IC_RRESP + + + + + RUSER + + + M_AXI_IC_RUSER + + + + + RVALID + + + M_AXI_IC_RVALID + + + + + WDATA + + + M_AXI_IC_WDATA + + + + + WLAST + + + M_AXI_IC_WLAST + + + + + WREADY + + + M_AXI_IC_WREADY + + + + + WSTRB + + + M_AXI_IC_WSTRB + + + + + WUSER + + + M_AXI_IC_WUSER + + + + + WVALID + + + M_AXI_IC_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 1 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4 + + + AWUSER_WIDTH + 0 + + + ARUSER_WIDTH + 0 + + + WUSER_WIDTH + 0 + + + WUSER_BITS_PER_BYTE + 0 + + + RUSER_WIDTH + 0 + + + RUSER_BITS_PER_BYTE + 0 + + + BUSER_WIDTH + 0 + + + DATA_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 2 + + + NUM_READ_THREADS + 1 + + + MAX_BURST_LENGTH + 4 + + + HAS_WSTRB + 0 + + + HAS_BRESP + 0 + + + FREQ_HZ + 100000000 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + + + + false + + + + + + M_ACE_IC + M_ACE_IC + Master ACE Instruction Cache Interface + + + + + + + + + ACADDR + + + M_AXI_IC_ACADDR + + + + + ACPROT + + + M_AXI_IC_ACPROT + + + + + ACREADY + + + M_AXI_IC_ACREADY + + + + + ACSNOOP + + + M_AXI_IC_ACSNOOP + + + + + ACVALID + + + M_AXI_IC_ACVALID + + + + + ARADDR + + + M_AXI_IC_ARADDR + + + + + ARBAR + + + M_AXI_IC_ARBAR + + + + + ARBURST + + + M_AXI_IC_ARBURST + + + + + ARCACHE + + + M_AXI_IC_ARCACHE + + + + + ARDOMAIN + + + M_AXI_IC_ARDOMAIN + + + + + ARID + + + M_AXI_IC_ARID + + + + + ARLEN + + + M_AXI_IC_ARLEN + + + + + ARLOCK + + + M_AXI_IC_ARLOCK + + + + + ARPROT + + + M_AXI_IC_ARPROT + + + + + ARQOS + + + M_AXI_IC_ARQOS + + + + + ARREADY + + + M_AXI_IC_ARREADY + + + + + ARSIZE + + + M_AXI_IC_ARSIZE + + + + + ARSNOOP + + + M_AXI_IC_ARSNOOP + + + + + ARUSER + + + M_AXI_IC_ARUSER + + + + + ARVALID + + + M_AXI_IC_ARVALID + + + + + AWADDR + + + M_AXI_IC_AWADDR + + + + + AWBAR + + + M_AXI_IC_AWBAR + + + + + AWBURST + + + M_AXI_IC_AWBURST + + + + + AWCACHE + + + M_AXI_IC_AWCACHE + + + + + AWDOMAIN + + + M_AXI_IC_AWDOMAIN + + + + + AWID + + + M_AXI_IC_AWID + + + + + AWLEN + + + M_AXI_IC_AWLEN + + + + + AWLOCK + + + M_AXI_IC_AWLOCK + + + + + AWPROT + + + M_AXI_IC_AWPROT + + + + + AWQOS + + + M_AXI_IC_AWQOS + + + + + AWREADY + + + M_AXI_IC_AWREADY + + + + + AWSIZE + + + M_AXI_IC_AWSIZE + + + + + AWSNOOP + + + M_AXI_IC_AWSNOOP + + + + + AWUSER + + + M_AXI_IC_AWUSER + + + + + AWVALID + + + M_AXI_IC_AWVALID + + + + + BID + + + M_AXI_IC_BID + + + + + BREADY + + + M_AXI_IC_BREADY + + + + + BRESP + + + M_AXI_IC_BRESP + + + + + BUSER + + + M_AXI_IC_BUSER + + + + + BVALID + + + M_AXI_IC_BVALID + + + + + CDDATA + + + M_AXI_IC_CDDATA + + + + + CDLAST + + + M_AXI_IC_CDLAST + + + + + CDREADY + + + M_AXI_IC_CDREADY + + + + + CDVALID + + + M_AXI_IC_CDVALID + + + + + CRREADY + + + M_AXI_IC_CRREADY + + + + + CRRESP + + + M_AXI_IC_CRRESP + + + + + CRVALID + + + M_AXI_IC_CRVALID + + + + + RACK + + + M_AXI_IC_RACK + + + + + RDATA + + + M_AXI_IC_RDATA + + + + + RID + + + M_AXI_IC_RID + + + + + RLAST + + + M_AXI_IC_RLAST + + + + + RREADY + + + M_AXI_IC_RREADY + + + + + RRESP + + + M_AXI_IC_RRESP + + + + + RUSER + + + M_AXI_IC_RUSER + + + + + RVALID + + + M_AXI_IC_RVALID + + + + + WACK + + + M_AXI_IC_WACK + + + + + WDATA + + + M_AXI_IC_WDATA + + + + + WLAST + + + M_AXI_IC_WLAST + + + + + WREADY + + + M_AXI_IC_WREADY + + + + + WSTRB + + + M_AXI_IC_WSTRB + + + + + WUSER + + + M_AXI_IC_WUSER + + + + + WVALID + + + M_AXI_IC_WVALID + + + + + + ID_WIDTH + 1 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + ACE + + + DATA_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 2 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + + + + false + + + + + + MON_ACE_IC + M_ACE_IC + Master ACE Instruction Cache Interface Monitor + + + + + + + ACADDR + + + M_AXI_IC_ACADDR + + + + + ACPROT + + + M_AXI_IC_ACPROT + + + + + ACREADY + + + M_AXI_IC_ACREADY + + + + + ACSNOOP + + + M_AXI_IC_ACSNOOP + + + + + ACVALID + + + M_AXI_IC_ACVALID + + + + + ARADDR + + + M_AXI_IC_ARADDR + + + + + ARBAR + + + M_AXI_IC_ARBAR + + + + + ARBURST + + + M_AXI_IC_ARBURST + + + + + ARCACHE + + + M_AXI_IC_ARCACHE + + + + + ARDOMAIN + + + M_AXI_IC_ARDOMAIN + + + + + ARID + + + M_AXI_IC_ARID + + + + + ARLEN + + + M_AXI_IC_ARLEN + + + + + ARLOCK + + + M_AXI_IC_ARLOCK + + + + + ARPROT + + + M_AXI_IC_ARPROT + + + + + ARQOS + + + M_AXI_IC_ARQOS + + + + + ARREADY + + + M_AXI_IC_ARREADY + + + + + ARSIZE + + + M_AXI_IC_ARSIZE + + + + + ARSNOOP + + + M_AXI_IC_ARSNOOP + + + + + ARUSER + + + M_AXI_IC_ARUSER + + + + + ARVALID + + + M_AXI_IC_ARVALID + + + + + AWADDR + + + M_AXI_IC_AWADDR + + + + + AWBAR + + + M_AXI_IC_AWBAR + + + + + AWBURST + + + M_AXI_IC_AWBURST + + + + + AWCACHE + + + M_AXI_IC_AWCACHE + + + + + AWDOMAIN + + + M_AXI_IC_AWDOMAIN + + + + + AWID + + + M_AXI_IC_AWID + + + + + AWLEN + + + M_AXI_IC_AWLEN + + + + + AWLOCK + + + M_AXI_IC_AWLOCK + + + + + AWPROT + + + M_AXI_IC_AWPROT + + + + + AWQOS + + + M_AXI_IC_AWQOS + + + + + AWREADY + + + M_AXI_IC_AWREADY + + + + + AWSIZE + + + M_AXI_IC_AWSIZE + + + + + AWSNOOP + + + M_AXI_IC_AWSNOOP + + + + + AWUSER + + + M_AXI_IC_AWUSER + + + + + AWVALID + + + M_AXI_IC_AWVALID + + + + + BID + + + M_AXI_IC_BID + + + + + BREADY + + + M_AXI_IC_BREADY + + + + + BRESP + + + M_AXI_IC_BRESP + + + + + BUSER + + + M_AXI_IC_BUSER + + + + + BVALID + + + M_AXI_IC_BVALID + + + + + CDDATA + + + M_AXI_IC_CDDATA + + + + + CDLAST + + + M_AXI_IC_CDLAST + + + + + CDREADY + + + M_AXI_IC_CDREADY + + + + + CDVALID + + + M_AXI_IC_CDVALID + + + + + CRREADY + + + M_AXI_IC_CRREADY + + + + + CRRESP + + + M_AXI_IC_CRRESP + + + + + CRVALID + + + M_AXI_IC_CRVALID + + + + + RACK + + + M_AXI_IC_RACK + + + + + RDATA + + + M_AXI_IC_RDATA + + + + + RID + + + M_AXI_IC_RID + + + + + RLAST + + + M_AXI_IC_RLAST + + + + + RREADY + + + M_AXI_IC_RREADY + + + + + RRESP + + + M_AXI_IC_RRESP + + + + + RUSER + + + M_AXI_IC_RUSER + + + + + RVALID + + + M_AXI_IC_RVALID + + + + + WACK + + + M_AXI_IC_WACK + + + + + WDATA + + + M_AXI_IC_WDATA + + + + + WLAST + + + M_AXI_IC_WLAST + + + + + WREADY + + + M_AXI_IC_WREADY + + + + + WSTRB + + + M_AXI_IC_WSTRB + + + + + WUSER + + + M_AXI_IC_WUSER + + + + + WVALID + + + M_AXI_IC_WVALID + + + + + + ID_WIDTH + 1 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + ACE + + + DATA_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 2 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + + + + false + + + + + + DEBUG + DEBUG + MicroBlaze Debug Interface + + + + + + + ARADDR + + + Dbg_ARADDR + + + + + ARREADY + + + Dbg_ARREADY + + + + + ARVALID + + + Dbg_ARVALID + + + + + AWADDR + + + Dbg_AWADDR + + + + + AWREADY + + + Dbg_AWREADY + + + + + AWVALID + + + Dbg_AWVALID + + + + + BREADY + + + Dbg_BREADY + + + + + BRESP + + + Dbg_BRESP + + + + + BVALID + + + Dbg_BVALID + + + + + CAPTURE + + + Dbg_Capture + + + + + CLK + + + Dbg_Clk + + + + + DISABLE + + + Dbg_Disable + + + + + RDATA + + + Dbg_RDATA + + + + + REG_EN + + + Dbg_Reg_En + + + + + RREADY + + + Dbg_RREADY + + + + + RRESP + + + Dbg_RRESP + + + + + RST + + + Debug_Rst + + + + + RVALID + + + Dbg_RVALID + + + + + SHIFT + + + Dbg_Shift + + + + + TDI + + + Dbg_TDI + + + + + TDO + + + Dbg_TDO + + + + + TRCLK + + + Dbg_Trace_Clk + + + + + TRDATA + + + Dbg_Trace_Data + + + + + TRIG_ACK_IN + + + Dbg_Trig_Ack_In + + + + + TRIG_ACK_OUT + + + Dbg_Trig_Ack_Out + + + + + TRIG_IN + + + Dbg_Trig_In + + + + + TRIG_OUT + + + Dbg_Trig_Out + + + + + TRREADY + + + Dbg_Trace_Ready + + + + + TRVALID + + + Dbg_Trace_Valid + + + + + UPDATE + + + Dbg_Update + + + + + WDATA + + + Dbg_WDATA + + + + + WREADY + + + Dbg_WREADY + + + + + WVALID + + + Dbg_WVALID + + + + + + + false + + + + + + S_AXI_DEBUG + DEBUG + AXI4-Lite Debug + + + + + + + + + ARADDR + + + Dbg_ARADDR + + + + + ARREADY + + + Dbg_ARREADY + + + + + ARVALID + + + Dbg_ARVALID + + + + + AWADDR + + + Dbg_AWADDR + + + + + AWREADY + + + Dbg_AWREADY + + + + + AWVALID + + + Dbg_AWVALID + + + + + BREADY + + + Dbg_BREADY + + + + + BRESP + + + Dbg_BRESP + + + + + BVALID + + + Dbg_BVALID + + + + + RDATA + + + Dbg_RDATA + + + + + RREADY + + + Dbg_RREADY + + + + + RRESP + + + Dbg_RRESP + + + + + RVALID + + + Dbg_RVALID + + + + + WDATA + + + Dbg_WDATA + + + + + WREADY + + + Dbg_WREADY + + + + + WVALID + + + Dbg_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + CLK.DEBUG_ACLK + DEBUG_ACLK + Parallel Debug Clock Input + + + + + + + CLK + + + DEBUG_ACLK + + + + + + ASSOCIATED_BUSIF + DEBUG:S_AXI_DEBUG + + + ASSOCIATED_RESET + DEBUG_ARESETN + + + FREQ_HZ + DEBUG_ACLK frequency + DEBUG_ACLK frequency + 30000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + + false + + + + + + RST.DEBUG_ARESETN + DEBUG_ARESETN + Parallel Debug Reset Input + + + + + + + RST + + + DEBUG_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + + + + false + + + + + + DBG_INTR + Dbg_Intr + Debug Interrupt Output + + + + + + + INTERRUPT + + + Dbg_Intr + + + + + + SENSITIVITY + LEVEL_HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + TRACE + TRACE + MicroBlaze Trace Interface + + + + + + + DATA_ACCESS + + + Trace_Data_Access + + + + + DATA_ADDRESS + + + Trace_Data_Address + + + + + DATA_BYTE_ENABLE + + + Trace_Data_Byte_Enable + + + + + DATA_READ + + + Trace_Data_Read + + + + + DATA_WRITE + + + Trace_Data_Write + + + + + DATA_WRITE_VALUE + + + Trace_Data_Write_Value + + + + + DCACHE_HIT + + + Trace_DCache_Hit + + + + + DCACHE_RDY + + + Trace_DCache_Rdy + + + + + DCACHE_READ + + + Trace_DCache_Read + + + + + DCACHE_REQ + + + Trace_DCache_Req + + + + + DELAY_SLOT + + + Trace_Delay_Slot + + + + + EX_PIPERUN + + + Trace_EX_PipeRun + + + + + EXCEPTION_KIND + + + Trace_Exception_Kind + + + + + EXCEPTION_TAKEN + + + Trace_Exception_Taken + + + + + ICACHE_HIT + + + Trace_ICache_Hit + + + + + ICACHE_RDY + + + Trace_ICache_Rdy + + + + + ICACHE_REQ + + + Trace_ICache_Req + + + + + INSTRUCTION + + + Trace_Instruction + + + + + JUMP_HIT + + + Trace_Jump_Hit + + + + + JUMP_TAKEN + + + Trace_Jump_Taken + + + + + MB_HALTED + + + Trace_MB_Halted + + + + + MEM_PIPERUN + + + Trace_MEM_PipeRun + + + + + MSR_REG + + + Trace_MSR_Reg + + + + + NEW_REG_VALUE + + + Trace_New_Reg_Value + + + + + OF_PIPERUN + + + Trace_OF_PipeRun + + + + + PC + + + Trace_PC + + + + + PID_REG + + + Trace_PID_Reg + + + + + REG_ADDR + + + Trace_Reg_Addr + + + + + REG_WRITE + + + Trace_Reg_Write + + + + + VALID_INSTR + + + Trace_Valid_Instr + + + + + + + true + + + + + + + + Data + 4294967296 + 32 + + + Instruction + 4294967296 + 32 + + + + + S_AXI_DEBUG + AXI debug memory map + + Reg + Reg + Debug Register Block + 0 + 4096 + 32 + register + read-write + + + + + + + Clk + + in + + + std_logic + dummy_view + + + + + + Reset + + in + + + std_logic + dummy_view + + + + + + Mb_Reset + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Config_Reset + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Scan_Reset + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Scan_Reset_Sel + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Scan_En + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + RAM_To + + in + + 255 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + RAM_From + + out + + 255 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Interrupt + + in + + + std_logic + dummy_view + + + + 0 + + + + + Interrupt_Address + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Interrupt_Ack + + out + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Ext_BRK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Ext_NM_BRK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Stop + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Intr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + MB_Halted + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + MB_Error + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Wakeup + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sleep + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Hibernate + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Suspend + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_Wakeup + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_Continue + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Reset_Mode + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Pause + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Pause_Ack + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Non_Secure + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0x0 + + + + + + false + + + + + + LOCKSTEP_Slave_In + + in + + 0 + 4095 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LOCKSTEP_Master_Out + + out + + 0 + 4095 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + LOCKSTEP_Out + + out + + 0 + 4095 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Instr_Addr + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Instr + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + IFetch + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + I_AS + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + IReady + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + IWAIT + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ICE + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + IUE + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + M_AXI_IP_AWID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_WDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_WSTRB + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_WLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_WVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_WREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_BID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_BRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_BVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_BREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Data_Addr + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Data_Read + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + Data_Write + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + D_AS + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Read_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Write_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + DReady + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + DWait + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + DCE + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + DUE + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + Byte_Enable + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + M_AXI_DP_AWID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_WDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_WSTRB + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_WLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_WVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_WREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_BID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_BRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_BVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_BREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_Clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_TDI + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_TDO + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_Reg_En + + in + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Shift + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Capture + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Update + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trig_In + + out + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_Trig_Ack_In + + in + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trig_Out + + in + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trig_Ack_Out + + out + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_Trace_Clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trace_Data + + out + + 0 + 35 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_Trace_Ready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trace_Valid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Debug_Rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Disable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_AWADDR + + in + + 14 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_ARADDR + + in + + 14 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + DEBUG_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + DEBUG_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Trace_Instruction + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Valid_Instr + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_PC + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Reg_Write + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Reg_Addr + + out + + 0 + 4 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_MSR_Reg + + out + + 0 + 14 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_PID_Reg + + out + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_New_Reg_Value + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Exception_Taken + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Exception_Kind + + out + + 0 + 4 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Jump_Taken + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Delay_Slot + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Data_Address + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Data_Write_Value + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Data_Byte_Enable + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Data_Access + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Data_Read + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Data_Write + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_DCache_Req + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_DCache_Hit + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_DCache_Rdy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_DCache_Read + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_ICache_Req + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_ICache_Hit + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_ICache_Rdy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_OF_PipeRun + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_EX_PipeRun + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_MEM_PipeRun + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_MB_Halted + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Jump_Hit + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + M0_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M0_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M0_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M0_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M1_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M1_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M1_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M1_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M2_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M2_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M2_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M2_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M3_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M3_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M3_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M3_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M4_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M4_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M4_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M4_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M5_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M5_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M5_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M5_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M6_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M6_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M6_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M6_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M7_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M7_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M7_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M7_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M8_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M8_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M8_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M8_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M9_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M9_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M9_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M9_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M10_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M10_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M10_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M10_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M11_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M11_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M11_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M11_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M12_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M12_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M12_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M12_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M13_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M13_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M13_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M13_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M14_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M14_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M14_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M14_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M15_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M15_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M15_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M15_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S0_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S0_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S0_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S0_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S1_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S1_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S1_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S1_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S2_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S2_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S2_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S2_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S3_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S3_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S3_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S3_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S4_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S4_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S4_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S4_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S5_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S5_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S5_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S5_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S6_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S6_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S6_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S6_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S7_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S7_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S7_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S7_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S8_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S8_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S8_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S8_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S9_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S9_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S9_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S9_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S10_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S10_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S10_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S10_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S11_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S11_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S11_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S11_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S12_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S12_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S12_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S12_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S13_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S13_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S13_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S13_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S14_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S14_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S14_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S14_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S15_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S15_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S15_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S15_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_AWUSER + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWDOMAIN + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWSNOOP + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWBAR + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WSTRB + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_WUSER + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_BID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_BRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_BVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_BREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_BUSER + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_WACK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ARUSER + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARDOMAIN + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARSNOOP + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARBAR + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_RID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_RUSER + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RACK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ACVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ACADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ACSNOOP + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ACPROT + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ACREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CRVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CRRESP + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CRREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_CDVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CDDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CDLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CDREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_AWID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_AWUSER + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWDOMAIN + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWSNOOP + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWBAR + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WSTRB + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_WUSER + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_BRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_BID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_BVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_BREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_BUSER + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_WACK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ARUSER + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARDOMAIN + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARSNOOP + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARBAR + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_RID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_RUSER + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RACK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ACVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ACADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ACSNOOP + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ACPROT + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ACREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CRVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CRRESP + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CRREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_CDVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CDDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CDLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CDREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + + + C_SCO + 0 + + + C_FREQ + 100000000 + + + C_USE_CONFIG_RESET + 0 + + + C_NUM_SYNC_FF_CLK + Synchronizing FFs to Clk region + 2 + + + C_NUM_SYNC_FF_CLK_IRQ + Synchronizing FFs to Clk region for interrupt input + 1 + + + C_NUM_SYNC_FF_CLK_DEBUG + Synchronizing FFs to Clk region in debug module + 2 + + + C_NUM_SYNC_FF_DBG_CLK + Synchronizing FFs to Dbg_Clk region + 1 + + + C_NUM_SYNC_FF_DBG_TRACE_CLK + Synchronizing FFs to Dbg_Trace_Clk region + 2 + + + C_FAULT_TOLERANT + Enable Fault Tolerance Support + 0 + + + C_ECC_USE_CE_EXCEPTION + Correctable Error Exception + 0 + + + C_LOCKSTEP_SLAVE + Lockstep Slave + 0 + + + C_LOCKSTEP_MASTER + Lockstep Master + 0 + + + C_ENDIANNESS + 1 + + + C_FAMILY + virtexuplus + + + C_DATA_SIZE + 32 + + + C_INSTR_SIZE + 32 + + + C_IADDR_SIZE + 32 + + + C_PIADDR_SIZE + 32 + + + C_DADDR_SIZE + 32 + + + C_INSTANCE + bd_ba6a_microblaze_I_0 + + + C_AVOID_PRIMITIVES + 0 + + + C_AREA_OPTIMIZED + Select implementation optimization + 0 + + + C_OPTIMIZATION + 0 + + + C_INTERCONNECT + Select Bus Interface + 2 + + + C_BASE_VECTORS + Vector Base Address + 0x0000000000000000 + + + C_M_AXI_DP_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DP_DATA_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DP_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DP_EXCLUSIVE_ACCESS + 0 + + + + true + + + + + + C_M_AXI_D_BUS_EXCEPTION + Enable Data-side AXI Exception + 0 + + + + true + + + + + + C_M_AXI_IP_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IP_DATA_WIDTH + 32 + + + + true + + + + + + C_M_AXI_IP_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_I_BUS_EXCEPTION + Enable Instruction-side AXI Exception + 0 + + + + true + + + + + + C_D_LMB + Enable Local Memory Bus Data Interface + 1 + + + C_D_AXI + Enable Peripheral AXI Data Interface + 0 + + + C_I_LMB + Enable Local Memory Bus Instruction Interface + 1 + + + C_I_AXI + Enable Peripheral AXI Instruction Interface + 0 + + + C_USE_MSR_INSTR + Enable Additional Machine Status Register Instructions + 0 + + + C_USE_PCMP_INSTR + Enable Pattern Comparator + 1 + + + C_USE_BARREL + Enable Barrel Shifter + 1 + + + C_USE_DIV + Enable Integer Divider + 1 + + + C_USE_HW_MUL + Enable Integer Multiplier + 1 + + + C_USE_FPU + Enable Floating Point Unit + 0 + + + C_USE_REORDER_INSTR + Enable Reversed Load/Store and Swap Instructions + 0 + + + C_UNALIGNED_EXCEPTIONS + Enable Unaligned Data Exception + 0 + + + C_ILL_OPCODE_EXCEPTION + Enable Illegal Instruction Exception + 0 + + + C_DIV_ZERO_EXCEPTION + Enable Integer Divide Exception + 0 + + + + true + + + + + + C_FPU_EXCEPTION + Enable Floating Point Unit Exceptions + 0 + + + + false + + + + + + C_FSL_LINKS + Number of Stream Links + 0 + + + C_USE_EXTENDED_FSL_INSTR + Enable Additional Stream Instructions + 0 + + + C_FSL_EXCEPTION + Enable Stream Exception + 0 + + + + false + + + + + + C_USE_STACK_PROTECTION + Enable stack protection + 0 + + + + true + + + + + + C_IMPRECISE_EXCEPTIONS + Allow Imprecise Exceptions + 0 + + + C_USE_INTERRUPT + 0 + + + C_USE_EXT_BRK + 0 + + + C_USE_EXT_NM_BRK + 0 + + + C_USE_NON_SECURE + 0 + + + C_USE_MMU + Memory Management + 0 + + + + true + + + + + + C_MMU_DTLB_SIZE + Data Shadow Translation Look-Aside Buffer Size + 4 + + + + false + + + + + + C_MMU_ITLB_SIZE + Instruction Shadow Translation Look-Aside Buffer Size + 2 + + + + false + + + + + + C_MMU_TLB_ACCESS + Enable Access to Memory Management Special Registers + 3 + + + + false + + + + + + C_MMU_ZONES + Number of Memory Protection Zones + 16 + + + + false + + + + + + C_MMU_PRIVILEGED_INSTR + Privileged Instructions + 0 + + + + false + + + + + + C_USE_BRANCH_TARGET_CACHE + Enable Branch Target Cache + 0 + + + + true + + + + + + C_BRANCH_TARGET_CACHE_SIZE + Branch Target Cache Size + 0 + + + + true + + + + + + C_PC_WIDTH + 17 + + + C_PVR + Specifies Processor Version Register + 0 + + + C_PVR_USER1 + Specify USER1 Bits in Processor Version Register + 0x00 + + + C_PVR_USER2 + Specify USER2 Bits in Processor Version Register + 0x00000000 + + + C_DYNAMIC_BUS_SIZING + 0 + + + C_RESET_MSR + Specify Reset Value for Select MSR Bits + 0x00000000 + + + C_OPCODE_0x0_ILLEGAL + Generate Illegal Instruction Exception for NULL Instruction + 0 + + + C_DEBUG_ENABLED + MicroBlaze Debug Module Interface + 0 + + + C_DEBUG_INTERFACE + MicroBlaze Debug Connection + 0 + + + C_NUMBER_OF_PC_BRK + Number of PC Breakpoints + 1 + + + C_NUMBER_OF_RD_ADDR_BRK + Number of Read Address Watchpoints + 0 + + + C_NUMBER_OF_WR_ADDR_BRK + Number of Write Address Watchpoints + 0 + + + C_DEBUG_EVENT_COUNTERS + Number of Performance Monitor Event Counters + 5 + + + C_DEBUG_LATENCY_COUNTERS + Number of Performance Monitor Latency Counters + 1 + + + C_DEBUG_COUNTER_WIDTH + Performance Monitor Counter Width + 32 + + + C_DEBUG_TRACE_SIZE + Trace Buffer Size + 8192 + + + C_DEBUG_EXTERNAL_TRACE + External Trace + 0 + + + C_DEBUG_TRACE_ASYNC_RESET + Use Asynchrnous Reset for External Trace + 0 + + + C_DEBUG_PROFILE_SIZE + Profile Buffer Size + 0 + + + C_INTERRUPT_IS_EDGE + Sense Interrupt on Edge vs. Level + 0 + + + C_EDGE_IS_POSITIVE + Sense Interrupt on Rising vs. Falling Edge + 1 + + + C_ASYNC_INTERRUPT + 1 + + + C_ASYNC_WAKEUP + 3 + + + C_M0_AXIS_DATA_WIDTH + 32 + + + C_S0_AXIS_DATA_WIDTH + 32 + + + C_M1_AXIS_DATA_WIDTH + 32 + + + C_S1_AXIS_DATA_WIDTH + 32 + + + C_M2_AXIS_DATA_WIDTH + 32 + + + C_S2_AXIS_DATA_WIDTH + 32 + + + C_M3_AXIS_DATA_WIDTH + 32 + + + C_S3_AXIS_DATA_WIDTH + 32 + + + C_M4_AXIS_DATA_WIDTH + 32 + + + C_S4_AXIS_DATA_WIDTH + 32 + + + C_M5_AXIS_DATA_WIDTH + 32 + + + C_S5_AXIS_DATA_WIDTH + 32 + + + C_M6_AXIS_DATA_WIDTH + 32 + + + C_S6_AXIS_DATA_WIDTH + 32 + + + C_M7_AXIS_DATA_WIDTH + 32 + + + C_S7_AXIS_DATA_WIDTH + 32 + + + C_M8_AXIS_DATA_WIDTH + 32 + + + C_S8_AXIS_DATA_WIDTH + 32 + + + C_M9_AXIS_DATA_WIDTH + 32 + + + C_S9_AXIS_DATA_WIDTH + 32 + + + C_M10_AXIS_DATA_WIDTH + 32 + + + C_S10_AXIS_DATA_WIDTH + 32 + + + C_M11_AXIS_DATA_WIDTH + 32 + + + C_S11_AXIS_DATA_WIDTH + 32 + + + C_M12_AXIS_DATA_WIDTH + 32 + + + C_S12_AXIS_DATA_WIDTH + 32 + + + C_M13_AXIS_DATA_WIDTH + 32 + + + C_S13_AXIS_DATA_WIDTH + 32 + + + C_M14_AXIS_DATA_WIDTH + 32 + + + C_S14_AXIS_DATA_WIDTH + 32 + + + C_M15_AXIS_DATA_WIDTH + 32 + + + C_S15_AXIS_DATA_WIDTH + 32 + + + C_ICACHE_BASEADDR + Base Address + 0x0000000000000000 + + + C_ICACHE_HIGHADDR + High Address + 0x000000003FFFFFFF + + + C_USE_ICACHE + Enable Instruction Cache + 0 + + + C_ALLOW_ICACHE_WR + Enable Writes + 1 + + + C_ADDR_TAG_BITS + 17 + + + C_CACHE_BYTE_SIZE + Size in Bytes + 8192 + + + C_ICACHE_LINE_LEN + Line Length + 4 + + + C_ICACHE_ALWAYS_USED + Use Cache for All Memory Accesses + 0 + + + C_ICACHE_STREAMS + Number of Streams + 0 + + + + true + + + + + + C_ICACHE_VICTIMS + Number of Victims + 0 + + + + true + + + + + + C_ICACHE_FORCE_TAG_LUTRAM + Use Distributed RAM for Tags + 0 + + + + true + + + + + + C_ICACHE_DATA_WIDTH + Data Width + 0 + + + + true + + + + + + C_M_AXI_IC_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_DATA_WIDTH + 32 + + + C_M_AXI_IC_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_IC_USER_VALUE + 31 + + + + true + + + + + + C_M_AXI_IC_AWUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_IC_ARUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_IC_WUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_RUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_BUSER_WIDTH + 1 + + + + true + + + + + + C_DCACHE_BASEADDR + Base Address + 0x0000000000000000 + + + C_DCACHE_HIGHADDR + High Address + 0x000000003FFFFFFF + + + C_USE_DCACHE + Enable Data Cache + 0 + + + C_ALLOW_DCACHE_WR + Enable Writes + 1 + + + C_DCACHE_ADDR_TAG + 17 + + + C_DCACHE_BYTE_SIZE + Size in Bytes + 8192 + + + C_DCACHE_LINE_LEN + Line Length + 4 + + + C_DCACHE_ALWAYS_USED + Use Cache for All Memory Accesses + 0 + + + C_DCACHE_USE_WRITEBACK + Enable Write-back Storage Policy + 0 + + + + true + + + + + + C_DCACHE_VICTIMS + Number of Victims + 0 + + + + false + + + + + + C_DCACHE_FORCE_TAG_LUTRAM + Use Distributed RAM for Tags + 0 + + + C_DCACHE_DATA_WIDTH + Data Width + 0 + + + + false + + + + + + C_M_AXI_DC_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_DATA_WIDTH + 32 + + + C_M_AXI_DC_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DC_EXCLUSIVE_ACCESS + 0 + + + + true + + + + + + C_M_AXI_DC_USER_VALUE + 31 + + + + true + + + + + + C_M_AXI_DC_AWUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_DC_ARUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_DC_WUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_RUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_BUSER_WIDTH + 1 + + + + true + + + + + + + + + choice_list_29910ba8 + GENERIC + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_8af5a703 + 0 + 1 + + + choice_list_b1aff63c + 32 + 48 + 64 + + + choice_list_b94541ab + 0 + 2 + 4 + 8 + + + choice_list_dd2843c6 + 1 + 2 + 4 + 8 + + + choice_list_f86403bf + 4 + 8 + 16 + + + choice_pairs_0000a26c + 0 + 1 + 2 + 3 + + + choice_pairs_1075faf2 + 0 + 1 + 2 + + + choice_pairs_126baff7 + 0 + 8192 + 16384 + 32768 + 65536 + 131072 + + + choice_pairs_13d40c7c + 0 + 32 + 64 + 128 + 256 + 8192 + 16384 + 32768 + 65536 + 131072 + + + choice_pairs_2058dc69 + 0 + 1 + + + choice_pairs_22d9f392 + 0 + 1 + 2 + 3 + + + choice_pairs_3eb333f8 + 0 + 1 + 2 + + + choice_pairs_443ae6cc + 0 + 1 + 2 + 3 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_56d5ba32 + 0 + 1 + 2 + + + choice_pairs_5ab38e91 + 0 + 1 + 2 + + + choice_pairs_5b1842a1 + 0 + 4096 + 8192 + 16384 + 32768 + 65536 + 131072 + + + choice_pairs_75c71b2b + 0 + 1 + 2 + 3 + + + choice_pairs_7ad6afc0 + 0 + 1 + 2 + 3 + + + choice_pairs_7bfd418d + 0 + 1 + 2 + + + choice_pairs_7dd2834f + 0 + 8 + 9 + 10 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + + + choice_pairs_8b498448 + 64 + 128 + 256 + 512 + 1024 + 2048 + 4096 + 8192 + 16384 + 32768 + 65536 + + + choice_pairs_b1fa18d9 + 0 + 1 + 2 + + + choice_pairs_c471ed24 + 32 + 36 + 40 + 44 + 48 + 52 + 64 + + + choice_pairs_db57ca32 + 0 + 1 + 2 + + + choice_pairs_e7a1eb81 + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + + + choice_pairs_ff364cce + 2 + 3 + + + + + microblaze + + + + endian + little + + + instance_path + + + + bootloop_file + data/mb_bootloop_le.elf + + + processor_type + MICROBLAZE_LE + + + is_visible + true + + + + + The MicroBlaze 32 bit soft processor core, providing an instruction set optimized for embedded applications with many user-configurable options. MicroBlaze has many advanced architecture features like Instruction and Data-side cache with AXI interfaces, Floating-Point unit (FPU), Memory Management Unit (MMU), and fault tolerance support. +It is highly recommended to create MicroBlaze systems within Vivado IP Integrator, to enable export to the Xilinx Software Development Kit (SDK) for software development. + + + + C_SCO + 0 + + + + true + + + + + + C_FREQ + 100000000 + + + + true + + + + + + C_DATA_SIZE + 32 + + + + true + + + + + + C_ADDR_SIZE + Select Extended Addressing + 32 + + + + true + + + + + + C_DYNAMIC_BUS_SIZING + 0 + + + + true + + + + + + C_PC_WIDTH + 17 + + + + true + + + + + + C_INSTANCE + mb_microblaze_0 + + + + true + + + + + + C_AVOID_PRIMITIVES + 0 + + + + true + + + + + + C_FAULT_TOLERANT + Enable Fault Tolerance Support + 0 + + + + true + + + + + + C_ECC_USE_CE_EXCEPTION + Correctable Error Exception + 0 + + + + true + + + + + + C_LOCKSTEP_SLAVE + Lockstep Slave + 0 + + + + true + + + + + + C_ENDIANNESS + Endianness + 1 + + + + true + + + + + + C_AREA_OPTIMIZED + Select implementation optimization + 0 + + + + true + + + + + + C_OPTIMIZATION + 0 + + + + true + + + + + + C_INTERCONNECT + Select Bus Interface + 2 + + + + true + + + + + + C_BASE_VECTORS + Vector Base Address + 0x00000000 + + + + true + + + + + + C_USE_CONFIG_RESET + 0 + + + + true + + + + + + C_NUM_SYNC_FF_CLK + Synchronizing FFs to Clk region + 2 + + + + true + + + + + + C_NUM_SYNC_FF_CLK_IRQ + Synchronizing FFs to Clk region for interrupt input + 1 + + + + true + + + + + + C_NUM_SYNC_FF_CLK_DEBUG + Synchronizing FFs to Clk region in debug module + 2 + + + + true + + + + + + C_NUM_SYNC_FF_DBG_CLK + Synchronizing FFs to Dbg_Clk region + 1 + + + + true + + + + + + C_NUM_SYNC_FF_DBG_TRACE_CLK + Synchronizing FFs to Dbg_Trace_Clk region + 2 + + + + true + + + + + + C_M_AXI_DP_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DP_DATA_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DP_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DP_EXCLUSIVE_ACCESS + 0 + + + + true + + + + + + C_D_AXI + Enable Peripheral AXI Data Interface + 0 + + + + true + + + + + + C_DP_AXI_MON + Use Monitor Interface for Peripheral AXI Data Interface + 0 + + + + true + + + + + + C_DC_AXI_MON + Use Monitor Interface for Cache AXI Data Interface + 0 + + + + true + + + + + + C_D_LMB + Enable Local Memory Bus Data Interface + 1 + + + + true + + + + + + C_D_LMB_MON + Use Monitor Interface for Local Memory Bus Data Interface + 0 + + + + true + + + + + + C_M_AXI_IP_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IP_DATA_WIDTH + 32 + + + + true + + + + + + C_M_AXI_IP_ADDR_WIDTH + 32 + + + + true + + + + + + C_I_AXI + Enable Peripheral AXI Instruction Interface + 0 + + + + true + + + + + + C_IP_AXI_MON + Use Monitor Interface for Peripheral AXI Instruction Interface + 0 + + + + true + + + + + + C_IC_AXI_MON + Use Monitor Interface for Cache AXI Instruction Interface + 0 + + + + true + + + + + + C_I_LMB + Enable Local Memory Bus Instruction Interface + 1 + + + + true + + + + + + C_I_LMB_MON + Use Monitor Interface for Local Memory Bus Instruction Interface + 0 + + + + true + + + + + + C_TRACE + Enable Trace Bus Interface + 1 + + + + true + + + + + + C_LOCKSTEP_SELECT + Lockstep Interface + 0 + + + + true + + + + + + C_ENABLE_DISCRETE_PORTS + Enable Discrete Ports + 0 + + + + true + + + + + + C_M_AXI_DC_USER_SIGNALS + Enable M_AXI_DC User Signals + 0 + + + + true + + + + + + C_M_AXI_IC_USER_SIGNALS + Enable M_AXI_IC User Signals + 0 + + + + true + + + + + + G_TEMPLATE_LIST + Select Configuration + 0 + + + + true + + + + + + G_USE_EXCEPTIONS + Enable Exceptions + 0 + + + + true + + + + + + C_USE_MSR_INSTR + Enable Additional Machine Status Register Instructions + 0 + + + + true + + + + + + C_USE_PCMP_INSTR + Enable Pattern Comparator + 1 + + + + true + + + + + + C_USE_REORDER_INSTR + Enable Reversed Load/Store and Swap Instructions + 0 + + + + true + + + + + + C_USE_BARREL + Enable Barrel Shifter + 1 + + + + true + + + + + + C_USE_DIV + Enable Integer Divider + 1 + + + + true + + + + + + C_USE_HW_MUL + Enable Integer Multiplier + 1 + + + + true + + + + + + C_USE_FPU + Enable Floating Point Unit + 0 + + + + true + + + + + + C_UNALIGNED_EXCEPTIONS + Enable Unaligned Data Exception + 0 + + + + true + + + + + + C_ILL_OPCODE_EXCEPTION + Enable Illegal Instruction Exception + 0 + + + + true + + + + + + C_M_AXI_I_BUS_EXCEPTION + Enable Instruction-side AXI Exception + 0 + + + + false + + + + + + C_M_AXI_D_BUS_EXCEPTION + Enable Data-side AXI Exception + 0 + + + + false + + + + + + C_DIV_ZERO_EXCEPTION + Enable Integer Divide Exception + 0 + + + + true + + + + + + C_FPU_EXCEPTION + Enable Floating Point Unit Exceptions + 0 + + + + false + + + + + + C_FSL_EXCEPTION + Enable Stream Exception + 0 + + + + false + + + + + + C_USE_STACK_PROTECTION + Enable stack protection + 0 + + + + true + + + + + + C_IMPRECISE_EXCEPTIONS + Allow Imprecise Exceptions + 0 + + + + true + + + + + + C_PVR + Specifies Processor Version Register + 0 + + + + true + + + + + + C_PVR_USER1 + Specify USER1 Bits in Processor Version Register + 0x00 + + + + false + + + + + + C_PVR_USER2 + Specify USER2 Bits in Processor Version Register + 0x00000000 + + + + false + + + + + + C_DEBUG_ENABLED + MicroBlaze Debug Module Interface + 0 + + + + true + + + + + + C_DEBUG_INTERFACE + MicroBlaze Debug Connection + 0 + + + + true + + + + + + C_NUMBER_OF_PC_BRK + Number of PC Breakpoints + 1 + + + + false + + + + + + C_NUMBER_OF_RD_ADDR_BRK + Number of Read Address Watchpoints + 0 + + + + false + + + + + + C_NUMBER_OF_WR_ADDR_BRK + Number of Write Address Watchpoints + 0 + + + + false + + + + + + C_DEBUG_EVENT_COUNTERS + Number of Performance Monitor Event Counters + 5 + + + + false + + + + + + C_DEBUG_LATENCY_COUNTERS + Number of Performance Monitor Latency Counters + 1 + + + + false + + + + + + C_DEBUG_COUNTER_WIDTH + Performance Monitor Counter Width + 32 + + + + false + + + + + + C_DEBUG_TRACE_SIZE + Trace Buffer Size + 8192 + + + + false + + + + + + C_DEBUG_EXTERNAL_TRACE + External Trace + 0 + + + + false + + + + + + C_DEBUG_TRACE_ASYNC_RESET + Use Asynchrnous Reset for External Trace + 0 + + + + true + + + + + + C_DEBUG_PROFILE_SIZE + Profile Buffer Size + 0 + + + + false + + + + + + C_INTERRUPT_IS_EDGE + Sense Interrupt on Edge vs. Level + 0 + + + + true + + + + + + C_EDGE_IS_POSITIVE + Sense Interrupt on Rising vs. Falling Edge + 1 + + + + true + + + + + + C_ASYNC_INTERRUPT + 1 + + + + true + + + + + + C_ASYNC_WAKEUP + 3 + + + + true + + + + + + C_RESET_MSR_IE + IE + 0 + + + + true + + + + + + C_RESET_MSR_BIP + BIP + 0 + + + + true + + + + + + C_RESET_MSR_ICE + ICE + 0 + + + + true + + + + + + C_RESET_MSR_DCE + DCE + 0 + + + + true + + + + + + C_RESET_MSR_EE + EE + 0 + + + + true + + + + + + C_RESET_MSR_EIP + EIP + 0 + + + + true + + + + + + C_OPCODE_0x0_ILLEGAL + Generate Illegal Instruction Exception for NULL Instruction + 0 + + + + false + + + + + + C_FSL_LINKS + Number of Stream Links + 0 + + + + true + + + + + + C_USE_EXTENDED_FSL_INSTR + Enable Additional Stream Instructions + 0 + + + + false + + + + + + C_M0_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S0_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M1_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S1_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M2_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S2_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M3_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S3_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M4_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S4_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M5_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S5_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M6_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S6_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M7_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S7_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M8_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S8_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M9_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S9_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M10_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S10_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M11_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S11_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M12_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S12_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M13_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S13_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M14_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S14_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M15_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S15_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M0_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S0_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M1_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S1_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M2_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S2_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M3_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S3_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M4_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S4_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M5_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S5_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M6_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S6_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M7_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S7_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M8_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S8_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M9_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S9_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M10_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S10_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M11_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S11_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M12_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S12_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M13_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S13_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M14_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S14_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M15_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S15_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_ICACHE_BASEADDR + Base Address + 0x0000000000000000 + + + + false + + + + + + C_ICACHE_HIGHADDR + High Address + 0x000000003FFFFFFF + + + + false + + + + + + C_USE_ICACHE + Enable Instruction Cache + 0 + + + + true + + + + + + C_ALLOW_ICACHE_WR + Enable Writes + 1 + + + + false + + + + + + C_ADDR_TAG_BITS + Set number of I-cache address tag bits + 17 + + + + true + + + + + + C_CACHE_BYTE_SIZE + Size in Bytes + 8192 + + + + false + + + + + + C_ICACHE_LINE_LEN + Line Length + 4 + + + + false + + + + + + C_ICACHE_ALWAYS_USED + Use Cache for All Memory Accesses + 0 + + + + false + + + + + + C_ICACHE_VICTIMS + Number of Victims + 0 + + + + false + + + + + + C_ICACHE_STREAMS + Number of Streams + 0 + + + + false + + + + + + C_ICACHE_FORCE_TAG_LUTRAM + Use Distributed RAM for Tags + 0 + + + + false + + + + + + C_ICACHE_DATA_WIDTH + Data Width + 0 + + + + false + + + + + + C_M_AXI_IC_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_IC_AWUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_IC_ARUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_IC_WUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_RUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_BUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_USER_VALUE + 31 + + + + true + + + + + + C_DCACHE_BASEADDR + Base Address + 0x0000000000000000 + + + + false + + + + + + C_DCACHE_HIGHADDR + High Address + 0x000000003FFFFFFF + + + + false + + + + + + C_USE_DCACHE + Enable Data Cache + 0 + + + + true + + + + + + C_ALLOW_DCACHE_WR + Enable Writes + 1 + + + + false + + + + + + C_DCACHE_ADDR_TAG + Set number of D-cache address tag bits + 17 + + + + true + + + + + + C_DCACHE_BYTE_SIZE + Size in Bytes + 8192 + + + + false + + + + + + C_DCACHE_LINE_LEN + Line Length + 4 + + + + false + + + + + + C_DCACHE_ALWAYS_USED + Use Cache for All Memory Accesses + 0 + + + + false + + + + + + C_DCACHE_USE_WRITEBACK + Enable Write-back Storage Policy + 0 + + + + false + + + + + + C_DCACHE_VICTIMS + Number of Victims + 0 + + + + false + + + + + + C_DCACHE_FORCE_TAG_LUTRAM + Use Distributed RAM for Tags + 0 + + + + false + + + + + + C_DCACHE_DATA_WIDTH + Data Width + 0 + + + + false + + + + + + C_M_AXI_DC_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DC_AWUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_DC_ARUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_DC_WUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_RUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_BUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_EXCLUSIVE_ACCESS + 0 + + + + true + + + + + + C_M_AXI_DC_USER_VALUE + 31 + + + + true + + + + + + C_USE_MMU + Memory Management + 0 + + + + true + + + + + + C_MMU_DTLB_SIZE + Data Shadow Translation Look-Aside Buffer Size + 4 + + + + false + + + + + + C_MMU_ITLB_SIZE + Instruction Shadow Translation Look-Aside Buffer Size + 2 + + + + false + + + + + + C_MMU_TLB_ACCESS + Enable Access to Memory Management Special Registers + 3 + + + + false + + + + + + C_MMU_ZONES + Number of Memory Protection Zones + 16 + + + + false + + + + + + C_MMU_PRIVILEGED_INSTR + Privileged Instructions + 0 + + + + false + + + + + + C_USE_INTERRUPT + Use Interrupt + 0 + + + + true + + + + + + C_INTERRUPT_MON + Use Monitor Interface for Interrupt + 0 + + + + true + + + + + + C_USE_EXT_BRK + Use Ext_Brk + 0 + + + + true + + + + + + C_USE_EXT_NM_BRK + Use Ext_Nm_Brk + 0 + + + + true + + + + + + C_USE_NON_SECURE + Use Non-Secure AXI access permission + 0 + + + + true + + + + + + C_USE_BRANCH_TARGET_CACHE + Enable Branch Target Cache + 0 + + + + true + + + + + + C_BRANCH_TARGET_CACHE_SIZE + Branch Target Cache Size + 0 + + + + true + + + + + + Component_Name + bd_ba6a_microblaze_I_0 + + + + + MicroBlaze + + XPM_MEMORY + + 7 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0.xci new file mode 100644 index 0000000..a6b4d4c --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0.xci @@ -0,0 +1,71 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_ba6a_rst_0_0 + + + ACTIVE_LOW + + + 100000000 + 0.000 + ACTIVE_HIGH + 0 + 4 + 1 + 4 + virtexuplus + 1 + 1 + 1 + 1 + 0 + 4 + 1 + 4 + 1 + 1 + 1 + 1 + bd_ba6a_rst_0_0 + Custom + false + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 12 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0.xml new file mode 100644 index 0000000..2bb95d5 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0.xml @@ -0,0 +1,583 @@ + + + xilinx.com + customized_ip + bd_ba6a_rst_0_0 + 1.0 + + + clock + Clock + + + + + + + CLK + + + slowest_sync_clk + + + + + + ASSOCIATED_RESET + mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset + + + FREQ_HZ + Slowest Sync clock frequency + Slowest Synchronous clock frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + + + ext_reset + Ext_Reset + + + + + + + RST + + + ext_reset_in + + + + + + BOARD.ASSOCIATED_PARAM + RESET_BOARD_INTERFACE + + + + required + + + + + + POLARITY + ACTIVE_HIGH + + + none + + + + + + + aux_reset + aux_reset + + + + + + + RST + + + aux_reset_in + + + + + + POLARITY + ACTIVE_LOW + + + none + + + + + + + dbg_reset + DBG_Reset + + + + + + + RST + + + mb_debug_sys_rst + + + + + + POLARITY + ACTIVE_HIGH + + + + + mb_rst + MB_rst + + + + + + + RST + + + mb_reset + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PROCESSOR + + + + + bus_struct_reset + bus_struct_reset + + + + + + + RST + + + bus_struct_reset + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + interconnect_low_rst + interconnect_low_rst + + + + + + + RST + + + interconnect_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + TYPE + INTERCONNECT + + + + + peripheral_high_rst + peripheral_high_rst + + + + + + + RST + + + peripheral_reset + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PERIPHERAL + + + + + peripheral_low_rst + peripheral_low_rst + + + + + + + RST + + + peripheral_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + TYPE + PERIPHERAL + + + + + + + + slowest_sync_clk + + in + + + std_logic + dummy_view + + + + + + ext_reset_in + + in + + + std_logic + dummy_view + + + + + + aux_reset_in + + in + + + std_logic + dummy_view + + + + 1 + + + + + mb_debug_sys_rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + dcm_locked + + in + + + std_logic + dummy_view + + + + 0x1 + + + + + mb_reset + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + bus_struct_reset + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + peripheral_reset + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + interconnect_aresetn + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 1 + + + + + peripheral_aresetn + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 1 + + + + + + + C_FAMILY + virtexuplus + + + C_EXT_RST_WIDTH + Ext Rst Width + 4 + + + C_AUX_RST_WIDTH + Aux Rst Width + 4 + + + C_EXT_RESET_HIGH + Ext Reset High + 1 + + + C_AUX_RESET_HIGH + Aux Reset High + 0 + + + C_NUM_BUS_RST + No. of Bus Reset (Active High) + 1 + + + C_NUM_PERP_RST + No. of Peripheral Reset (Active High) + 1 + + + C_NUM_INTERCONNECT_ARESETN + No. of Interconnect Reset (Active Low) + 1 + + + C_NUM_PERP_ARESETN + No. of Peripheral Reset (Active Low) + 1 + + + + + + choice_list_ac75ef1e + Custom + + + Processor Reset System + + + C_NUM_PERP_ARESETN + No. of Peripheral Reset (Active Low) + 1 + + + C_NUM_INTERCONNECT_ARESETN + No. of Interconnect Reset (Active Low) + 1 + + + C_NUM_PERP_RST + No. of Peripheral Reset (Active High) + 1 + + + C_NUM_BUS_RST + No. of Bus Reset (Active High) + 1 + + + C_AUX_RESET_HIGH + Aux Reset High + 0 + + + C_EXT_RESET_HIGH + Ext Reset High + 1 + + + C_AUX_RST_WIDTH + Aux Rst Width + 4 + + + C_EXT_RST_WIDTH + Ext Rst Width + 4 + + + Component_Name + bd_ba6a_rst_0_0 + + + USE_BOARD_FLOW + Generate Board based IO Constraints + false + + + RESET_BOARD_INTERFACE + Custom + + + + + Processor System Reset + 12 + + + + + + + + + + 2018.2 + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_10/bd_ba6a_iomodule_0_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_10/bd_ba6a_iomodule_0_0.xci new file mode 100644 index 0000000..092f511 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_10/bd_ba6a_iomodule_0_0.xci @@ -0,0 +1,272 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_ba6a_iomodule_0_0 + + + + 100000000 + 0.000 + 1 + LEVEL_HIGH + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 32 + 32 + READ_WRITE + 0 + 0x0000000080000000 + virtexuplus + 0 + 6216 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 100000000 + 0 + 32 + 0 + 32 + 0 + 32 + 0 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x000000008000FFFF + iomodule + 17 + 0xFFFF + 0x00000000 + 1 + 1 + 0x0000 + 2 + 0xFFFF + 0 + 0x00000000C0000000 + 0x00000000FFFFFFFF + 0x00000000C0000000 + 32 + 32 + 0x00000000C0000000 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 9600 + 8 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0x0000000080000000 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 100000000 + 0 + 32 + 0 + 32 + 0 + 32 + 0 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x000000008000FFFF + iomodule + 17 + 0xFFFF + 0x00000000 + 1 + 1 + 0 + 0x0000 + 2 + 0xFFFF + 0 + 1 + 0x00000000C0000000 + 0x00000000FFFFFFFF + 0x00000000C0000000 + 32 + 32 + 0x00000000C0000000 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 9600 + 8 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + bd_ba6a_iomodule_0_0 + Custom + Custom + Custom + Custom + Custom + false + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 3 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_10/bd_ba6a_iomodule_0_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_10/bd_ba6a_iomodule_0_0.xml new file mode 100644 index 0000000..240f1be --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_10/bd_ba6a_iomodule_0_0.xml @@ -0,0 +1,7497 @@ + + + xilinx.com + customized_ip + bd_ba6a_iomodule_0_0 + 1.0 + + + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + CLK.CLK + Clk + Clock Input + + + + + + + CLK + + + Clk + + + + + + ASSOCIATED_BUSIF + SLMB + + + ASSOCIATED_RESET + Rst:TMR_Rst + + + FREQ_HZ + Clk frequency + Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.Rst + Rst + Reset Input + + + + + + + RST + + + Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PERIPHERAL + + + + + RST.TMR_Rst + TMR_Rst + TMR Reset Input + + + + + + + RST + + + TMR_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PERIPHERAL + + + + + IO_BUS + IO_BUS + MicroBlaze MCS IO Bus Interface + + + + + + + ADDR_STROBE + + + IO_Addr_Strobe + + + + + ADDRESS + + + IO_Address + + + + + BYTE_ENABLE + + + IO_Byte_Enable + + + + + READ_DATA + + + IO_Read_Data + + + + + READ_STROBE + + + IO_Read_Strobe + + + + + READY + + + IO_Ready + + + + + WRITE_DATA + + + IO_Write_Data + + + + + WRITE_STROBE + + + IO_Write_Strobe + + + + + + + true + + + + + + INTERRUPT.UART_Interrupt + UART_Interrupt + + + + + + + INTERRUPT + + + UART_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.FIT1_Interrupt + FIT1_Interrupt + + + + + + + INTERRUPT + + + FIT1_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.FIT2_Interrupt + FIT2_Interrupt + + + + + + + INTERRUPT + + + FIT2_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.FIT3_Interrupt + FIT3_Interrupt + + + + + + + INTERRUPT + + + FIT3_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.FIT4_Interrupt + FIT4_Interrupt + + + + + + + INTERRUPT + + + FIT4_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.PIT1_Interrupt + PIT1_Interrupt + + + + + + + INTERRUPT + + + PIT1_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.PIT2_Interrupt + PIT2_Interrupt + + + + + + + INTERRUPT + + + PIT2_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.PIT3_Interrupt + PIT3_Interrupt + + + + + + + INTERRUPT + + + PIT3_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.PIT4_Interrupt + PIT4_Interrupt + + + + + + + INTERRUPT + + + PIT4_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.GPI1_Interrupt + GPI1_Interrupt + + + + + + + INTERRUPT + + + GPI1_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.GPI2_Interrupt + GPI2_Interrupt + + + + + + + INTERRUPT + + + GPI2_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.GPI3_Interrupt + GPI3_Interrupt + + + + + + + INTERRUPT + + + GPI3_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.GPI4_Interrupt + GPI4_Interrupt + + + + + + + INTERRUPT + + + GPI4_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTC_Interrupt + INTC_Interrupt + + + + + + + INTERRUPT + + + INTC_Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + none + + + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTC_Irq_Single + INTC_IRQ + + + + + + + INTERRUPT + + + INTC_IRQ + + + + + + SENSITIVITY + LEVEL_HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTC_Irq + INTC_IRQ + + + + + + + ACK + + + INTC_Processor_Ack + + + + + ADDRESS + + + INTC_Interrupt_Address + + + + + INTERRUPT + + + INTC_IRQ + + + + + + SENSITIVITY + LEVEL_HIGH + + + LOW_LATENCY + 0 + + + + + + false + + + + + + INTERRUPT.INTC_Irq_Out + INTC_IRQ_OUT + + + + + + + INTERRUPT + + + INTC_IRQ_OUT + + + + + + SENSITIVITY + LEVEL_HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + UART + UART + UART TX/RX + + + + + + + RxD + + + UART_Rx + + + + + TxD + + + UART_Tx + + + + + + BOARD.ASSOCIATED_PARAM + UART_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + GPIO1 + GPIO1 + General Purpose IO + + + + + + + TRI_I + + + GPI1 + + + + + TRI_O + + + GPO1 + + + + + + C_USE_GPO1 + 0 + + + + true + + + + + + C_GPO1_SIZE + 32 + + + + true + + + + + + C_GPO1_INIT + 0x00000000 + + + + true + + + + + + C_USE_GPI1 + 0 + + + + true + + + + + + C_GPI1_SIZE + 32 + + + + true + + + + + + C_GPI1_INTERRUPT + 0 + + + + true + + + + + + BOARD.ASSOCIATED_PARAM + GPIO1_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + GPIO2 + GPIO2 + General Purpose IO + + + + + + + TRI_I + + + GPI2 + + + + + TRI_O + + + GPO2 + + + + + + C_USE_GPO2 + 0 + + + + true + + + + + + C_GPO2_SIZE + 32 + + + + true + + + + + + C_GPO2_INIT + 0x00000000 + + + + true + + + + + + C_USE_GPI2 + 0 + + + + true + + + + + + C_GPI2_SIZE + 32 + + + + true + + + + + + C_GPI2_INTERRUPT + 0 + + + + true + + + + + + BOARD.ASSOCIATED_PARAM + GPIO2_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + GPIO3 + GPIO3 + General Purpose IO + + + + + + + TRI_I + + + GPI3 + + + + + TRI_O + + + GPO3 + + + + + + C_USE_GPO3 + 0 + + + + true + + + + + + C_GPO3_SIZE + 32 + + + + true + + + + + + C_GPO3_INIT + 0x00000000 + + + + true + + + + + + C_USE_GPI3 + 0 + + + + true + + + + + + C_GPI3_SIZE + 32 + + + + true + + + + + + C_GPI3_INTERRUPT + 0 + + + + true + + + + + + BOARD.ASSOCIATED_PARAM + GPIO3_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + GPIO4 + GPIO4 + General Purpose IO + + + + + + + TRI_I + + + GPI4 + + + + + TRI_O + + + GPO4 + + + + + + C_USE_GPO4 + 0 + + + + true + + + + + + C_GPO4_SIZE + 32 + + + + true + + + + + + C_GPO4_INIT + 0x00000000 + + + + true + + + + + + C_USE_GPI4 + 0 + + + + true + + + + + + C_GPI4_SIZE + 32 + + + + true + + + + + + C_GPI4_INTERRUPT + 0 + + + + true + + + + + + BOARD.ASSOCIATED_PARAM + GPIO4_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + + + SLMB + LMB memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + UART RX + UART Receive Data Register + UART Receive Data Register + 0x0 + 8 + true + read-only + + 0x0 + + + UART RX + Receive Data + Data received by the UART. + 0 + 8 + true + read-only + + 0 + 0 + + modify + false + + + + + false + + + + + + UART TX + UART Transmit Data Register + UART Transmit Data Register + 0x4 + 8 + true + write-only + + 0x0 + + + UART TX + Transmit Data + Data to be transmitted by the UART. + 0 + 8 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + UART Status + UART Status Register + UART Status Register + 0x8 + 8 + true + read-only + + 0x0 + + + Rx Valid Data + Rx Valid Data + Indicates if the receive register has valid data: + 0 - Receive register is empty. + 1 - Receive register has valid data. + + 0 + 1 + true + read-only + + 0 + 0 + + false + + + Tx Used + Tx Used + Indicates if the transmit register is in use: + 0 - Transmit register is not in use. + 1 - Transmit register is in use. + + 3 + 1 + true + read-only + + 0 + 0 + + false + + + Overrun Error + Overrun Error + Indicates that an overrun error has occurred: + 0 - No overrun has occurred. + 1 - An overrun has occurred. + + 5 + 1 + true + read-only + + 0 + 0 + + false + + + Frame Error + Frame Error + Indicates that an frame error has occurred: + 0 - No frame error has occurred. + 1 - A frame error has occurred. + + 6 + 1 + true + read-only + + 0 + 0 + + false + + + Parity Error + Parity Error + Indicates that a parity error has occurred: + 0 - No parity error has occurred. + 1 - A parity error occurred. + + 7 + 1 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ MODE + Interrupt Mode Register + Interrupt Mode Register + 0xC + 17 + true + write-only + + 0x0 + + + IRQ Mode + IRQ Mode + Interrupt Mode. +For each bit: + W - When written with 1 the corresponding interrupt will use fast mode. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + true + + + + + + GPO 1 + General Purpose Output 1 Register + General Purpose Output 1 Register + 0x10 + 32 + true + write-only + + 0 + + + GPO + General Purpose Output + General Purpose Output. +For each bit: + W - Writes general purpose output value. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + GPO 2 + General Purpose Output 2 Register + General Purpose Output 2 Register + 0x14 + 32 + true + write-only + + 0 + + + GPO + General Purpose Output + General Purpose Output. +For each bit: + W - Writes general purpose output value. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + GPO 3 + General Purpose Output 3 Register + General Purpose Output 3 Register + 0x18 + 32 + true + write-only + + 0 + + + GPO + General Purpose Output + General Purpose Output. +For each bit: + W - Writes general purpose output value. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + GPO 4 + General Purpose Output 4 Register + General Purpose Output 4 Register + 0x1C + 32 + true + write-only + + 0 + + + GPO + General Purpose Output + General Purpose Output. +For each bit: + W - Writes general purpose output value. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + GPI 1 + General Purpose Input 1 Register + General Purpose Input 1 Register + 0x20 + 32 + true + read-only + + 0 + + + GPI + General Purpose Input + General Purpose Input. +For each bit: + R - Reads general purpose input value. + + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + GPI 2 + General Purpose Input 2 Register + General Purpose Input 2 Register + 0x24 + 32 + true + read-only + + 0 + + + CPI + General Purpose Input + General Purpose Input. +For each bit: + R - Reads general purpose input value. + + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + GPI 3 + General Purpose Input 3 Register + General Purpose Input 3 Register + 0x28 + 32 + true + read-only + + 0 + + + GPI + General Purpose Input + General Purpose Input. +For each bit: + R - Reads general purpose input value. + + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + GPI 4 + General Purpose Input 4 Register + General Purpose Input 4 Register + 0x2C + 32 + true + read-only + + 0 + + + GPI + General Purpose Input + General Purpose Input. +For each bit: + R - Reads general purpose input value. + + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ STATUS + Interrupt Status Register + Interrupt Status Register + 0x30 + 17 + true + read-only + + 0x0 + + + UART ERR + UART Error + UART Error interrupt. + 0 + 1 + true + read-only + + 0 + 0 + + false + + + UART TX + UART Transmitted Data + UART Transmitted Data interrupt. + 1 + 1 + true + read-only + + 0 + 0 + + false + + + UART RX + UART Received Data + UART Received Data interrupt. + 2 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 1 + PIT 1 + PIT 1 lapsed. + 3 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 2 + PIT 2 + PIT 2 lapsed. + 4 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 3 + PIT 3 + PIT 3 lapsed. + 5 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 4 + PIT 4 + PIT 4 lapsed. + 6 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 1 + FIT 1 + FIT 1 strobe. + 7 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 2 + FIT 2 + FIT 2 strobe. + 8 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 3 + FIT 3 + FIT 3 strobe. + 9 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 4 + FIT 4 + FIT 4 strobe. + 10 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 1 + GPI 1 + GPI 1 changed. + 11 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 2 + GPI 2 + GPI 2 changed. + 12 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 3 + GPI 3 + GPI 3 changed. + 13 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 4 + GPI 4 + GPI 4 changed. + 14 + 1 + true + read-only + + 0 + 0 + + false + + + INTC Interrupt + External interrupt input signal + Interrupt Status Register. +For each bit: + R - Reads active interrupt signal. + + 16 + 1 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ PENDING + Interrupt Pending Register + Interrupt Pending Register + 0x34 + 17 + true + read-only + + 0x0 + + + UART ERR + UART Error + UART Error interrupt. + 0 + 1 + true + read-only + + 0 + 0 + + false + + + UART TX + UART Transmitted Data + UART Transmitted Data interrupt. + 1 + 1 + true + read-only + + 0 + 0 + + false + + + UART RX + UART Received Data + UART Received Data interrupt. + 2 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 1 + PIT 1 + PIT 1 lapsed. + 3 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 2 + PIT 2 + PIT 2 lapsed. + 4 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 3 + PIT 3 + PIT 3 lapsed. + 5 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 4 + PIT 4 + PIT 4 lapsed. + 6 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 1 + FIT 1 + FIT 1 strobe. + 7 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 2 + FIT 2 + FIT 2 strobe. + 8 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 3 + FIT 3 + FIT 3 strobe. + 9 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 4 + FIT 4 + FIT 4 strobe. + 10 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 1 + GPI 1 + GPI 1 changed. + 11 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 2 + GPI 2 + GPI 2 changed. + 12 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 3 + GPI 3 + GPI 3 changed. + 13 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 4 + GPI 4 + GPI 4 changed. + 14 + 1 + true + read-only + + 0 + 0 + + false + + + INTC Interrupt + Enabled interrupt events that have occurred + Interrupt Pending. +For each bit: + R - Reads enabled interrupt event that has occurred. + + 16 + 1 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ ENABLE + Interrupt Enable Register + Interrupt Enable Register + 0x38 + 17 + true + write-only + + 0x0 + + + UART ERR + UART Error + UART Error interrupt enabled. + 0 + 1 + true + write-only + + 0 + 0 + + false + + + UART TX + UART Transmitted Data + UART Transmitted Data interrupt enabled. + 1 + 1 + true + write-only + + 0 + 0 + + false + + + UART RX + UART Received Data + UART Received Data interrupt enabled. + 2 + 1 + true + write-only + + 0 + 0 + + false + + + PIT 1 + PIT 1 + PIT 1 interrupt enabled. + 3 + 1 + true + write-only + + 0 + 0 + + false + + + PIT 2 + PIT 2 + PIT 2 interrupt enabled. + 4 + 1 + true + write-only + + 0 + 0 + + false + + + PIT 3 + PIT 3 + PIT 3 interrupt enabled. + 5 + 1 + true + write-only + + 0 + 0 + + false + + + PIT 4 + PIT 4 + PIT 4 interrupt enabled. + 6 + 1 + true + write-only + + 0 + 0 + + false + + + FIT 1 + FIT 1 + FIT 1 interrupt enabled. + 7 + 1 + true + write-only + + 0 + 0 + + false + + + FIT 2 + FIT 2 + FIT 2 interrupt enabled. + 8 + 1 + true + write-only + + 0 + 0 + + false + + + FIT 3 + FIT 3 + FIT 3 interrupt enabled. + 9 + 1 + true + write-only + + 0 + 0 + + false + + + FIT 4 + FIT 4 + FIT 4 interrupt enabled. + 10 + 1 + true + write-only + + 0 + 0 + + false + + + GPI 1 + GPI 1 + GPI 1 interrupt enabled. + 11 + 1 + true + write-only + + 0 + 0 + + false + + + GPI 2 + GPI 2 + GPI 2 interrupt enabled. + 12 + 1 + true + write-only + + 0 + 0 + + false + + + GPI 3 + GPI 3 + GPI 3 interrupt enabled. + 13 + 1 + true + write-only + + 0 + 0 + + false + + + GPI 4 + GPI 4 + GPI 4 interrupt enabled. + 14 + 1 + true + write-only + + 0 + 0 + + false + + + INTC Interrupt + Enable external interrupt input signals + Interrupt Enable. +For each bit: + W - Enable external interrupt input signal. + + 16 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ ACK + Interrupt Acknowledge Register + Interrupt Acknowledge Register + 0x3C + 17 + true + write-only + + 0x0 + + + IRQ Acknowledge + IRQ Acknowledge + Interrupt Acknowledge. +For each bit: + W - When written with 1 clear bit in IRQ_STATUS and IRQ_PENDING. + + 0 + 17 + true + write-only + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + PIT1 PRELOAD + PIT 1 Preload Register + PIT 1 Preload Register + 0x40 + 32 + true + write-only + + 0x0 + + + PIT1 Preload + PIT1 Preload + Determines the initial value of the counter and the timer period. +The period is the value + 2. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT1 COUNTER + PIT 1 Counter Register + PIT 1 Counter Register + 0x44 + 32 + true + read-only + + 0x0 + + + PIT1 Counter + PIT1 Counter + Samples the current counter value. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + PIT1 CONTROL + PIT 1 Control Register + PIT 1 Control Register + 0x48 + 2 + true + write-only + + 0x0 + + + EN + Enable + Count Enable: + 0 - Counting Disabled. + 1 - Counting Enabled. + + 0 + 1 + true + write-only + + 0 + 0 + + false + + + PRELOAD + Preload + Counter preload: + 0 - Counter counts past zero and then stops. + 1 - Counter automatically reloaded with PIT1_PRELOAD. + + 1 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + UART BAUD + UART Programmable Baud Rate + UART Programmable Baud Rate + 0x4C + 8 + true + write-only + + 0x0 + + + UART BAUD + Baud Rate + Programmable UART Baud Rate. + 0 + 20 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT2 PRELOAD + PIT 2 Preload Register + PIT 2 Preload Register + 0x50 + 32 + true + write-only + + 0x0 + + + PIT2 Preload + PIT2 Preload + Determines the initial value of the counter and the timer period. +The period is the value + 2. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT2 COUNTER + PIT 2 Counter Register + PIT 2 Counter Register + 0x54 + 32 + true + read-only + + 0x0 + + + PIT2 Counter + PIT2 Counter + Samples the current counter value. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + PIT2 CONTROL + PIT 2 Control Register + PIT 2 Control Register + 0x58 + 2 + true + write-only + + 0x0 + + + EN + Enable + Count Enable: + 0 - Counting Disabled. + 1 - Counting Enabled. + + 0 + 1 + true + write-only + + 0 + 0 + + false + + + PRELOAD + Preload + Counter preload: + 0 - Counter counts past zero and then stops. + 1 - Counter automatically reloaded with PIT2_PRELOAD. + + 1 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT3 PRELOAD + PIT 3 Preload Register + PIT 3 Preload Register + 0x60 + 32 + true + write-only + + 0x0 + + + PIT3 Preload + PIT3 Preload + Determines the initial value of the counter and the timer period. +The period is the value + 2. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT3 COUNTER + PIT 3 Counter Register + PIT 3 Counter Register + 0x64 + 32 + true + read-only + + 0x0 + + + PIT3 Counter + PIT3 Counter + Samples the current counter value. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + PIT3 CONTROL + PIT 3 Control Register + PIT 3 Control Register + 0x68 + 2 + true + write-only + + 0x0 + + + EN + Enable + Count Enable: + 0 - Counting Disabled. + 1 - Counting Enabled. + + 0 + 1 + true + write-only + + 0 + 0 + + false + + + PRELOAD + Preload + Counter preload: + 0 - Counter counts past zero and then stops. + 1 - Counter automatically reloaded with PIT3_PRELOAD. + + 1 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT4 PRELOAD + PIT 4 Preload Register + PIT 4 Preload Register + 0x70 + 32 + true + write-only + + 0x0 + + + PIT4 Preload + PIT4 Preload + Determines the initial value of the counter and the timer period. +The period is the value + 2. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT4 COUNTER + PIT 4 Counter Register + PIT 4 Counter Register + 0x74 + 32 + true + read-only + + 0x0 + + + PIT4 Counter + PIT4 Counter + Samples the current counter value. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + PIT4 CONTROL + PIT 4 Control Register + PIT 4 Control Register + 0x78 + 2 + true + write-only + + 0x0 + + + EN + Enable + Count Enable: + 0 - Counting Disabled. + 1 - Counting Enabled. + + 0 + 1 + true + write-only + + 0 + 0 + + false + + + PRELOAD + Preload + Counter preload: + 0 - Counter counts past zero and then stops. + 1 - Counter automatically reloaded with PIT4_PRELOAD. + + 1 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 0 + Interrupt Vector Register 0 + Interrupt Vector Register 0 + 0x80 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 0 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 1 + Interrupt Vector Register 1 + Interrupt Vector Register 1 + 0x84 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 1 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 2 + Interrupt Vector Register 2 + Interrupt Vector Register 2 + 0x88 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 2 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 3 + Interrupt Vector Register 3 + Interrupt Vector Register 3 + 0x8C + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 3 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 4 + Interrupt Vector Register 4 + Interrupt Vector Register 4 + 0x90 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 4 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 5 + Interrupt Vector Register 5 + Interrupt Vector Register 5 + 0x94 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 5 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 6 + Interrupt Vector Register 6 + Interrupt Vector Register 6 + 0x98 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 6 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 7 + Interrupt Vector Register 7 + Interrupt Vector Register 7 + 0x9C + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 7 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 8 + Interrupt Vector Register 8 + Interrupt Vector Register 8 + 0xA0 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 8 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 9 + Interrupt Vector Register 9 + Interrupt Vector Register 9 + 0xA4 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 9 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 10 + Interrupt Vector Register 10 + Interrupt Vector Register 10 + 0xA8 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 10 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 11 + Interrupt Vector Register 11 + Interrupt Vector Register 11 + 0xAC + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 11 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 12 + Interrupt Vector Register 12 + Interrupt Vector Register 12 + 0xB0 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 12 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 13 + Interrupt Vector Register 13 + Interrupt Vector Register 13 + 0xB4 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 13 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 14 + Interrupt Vector Register 14 + Interrupt Vector Register 14 + 0xB8 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 14 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 16 + Interrupt Vector Register 16 + Interrupt Vector Register 16 + 0xC0 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 16 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + true + + + + + + IRQ VECTOR 17 + Interrupt Vector Register 17 + Interrupt Vector Register 17 + 0xC4 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 17 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 18 + Interrupt Vector Register 18 + Interrupt Vector Register 18 + 0xC8 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 18 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 19 + Interrupt Vector Register 19 + Interrupt Vector Register 19 + 0xCC + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 19 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 20 + Interrupt Vector Register 20 + Interrupt Vector Register 20 + 0xD0 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 20 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 21 + Interrupt Vector Register 21 + Interrupt Vector Register 21 + 0xD4 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 21 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 22 + Interrupt Vector Register 22 + Interrupt Vector Register 22 + 0xD8 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 22 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 23 + Interrupt Vector Register 23 + Interrupt Vector Register 23 + 0xDC + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 23 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 24 + Interrupt Vector Register 24 + Interrupt Vector Register 24 + 0xE0 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 24 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 25 + Interrupt Vector Register 25 + Interrupt Vector Register 25 + 0xE4 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 25 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 26 + Interrupt Vector Register 26 + Interrupt Vector Register 26 + 0xE8 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 26 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 27 + Interrupt Vector Register 27 + Interrupt Vector Register 27 + 0xEC + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 27 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 28 + Interrupt Vector Register 28 + Interrupt Vector Register 28 + 0xF0 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 28 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 29 + Interrupt Vector Register 29 + Interrupt Vector Register 29 + 0xF4 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 29 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 30 + Interrupt Vector Register 30 + Interrupt Vector Register 30 + 0xF8 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 30 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 31 + Interrupt Vector Register 31 + Interrupt Vector Register 31 + 0xFC + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 31 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + + IO + 0 + 65536 + 32 + register + read-write + + + OFFSET_BASE_PARAM + C_IO_BASEADDR + + + OFFSET_HIGH_PARAM + C_IO_HIGHADDR + + + + + + true + + + + + + + + + + Clk + + in + + + std_logic + dummy_view + + + + + + Rst + + in + + + std_logic + dummy_view + + + + + + Config_Reset + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + TMR_Rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + TMR_Disable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + ToVote + + out + + 1023 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + FromAVote + + in + + 1023 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + FromBVote + + in + + 1023 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + IO_Addr_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + IO_Read_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + IO_Write_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + IO_Address + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + IO_Byte_Enable + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + IO_Write_Data + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + IO_Read_Data + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + IO_Ready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + UART_Rx + Serial Data In + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UART_Tx + Serial Data Out + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + UART_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT1_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT1_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT2_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT2_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT3_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT3_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT4_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT4_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT1_Enable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + PIT1_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT1_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT2_Enable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + PIT2_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT2_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT3_Enable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + PIT3_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT3_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT4_Enable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + PIT4_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT4_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + GPO1 + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + GPO2 + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + GPO3 + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + GPO4 + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + GPI1 + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + GPI1_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + GPI2 + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + GPI2_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + GPI3 + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + GPI3_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + GPI4 + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + GPI4_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + INTC_Interrupt + Interrupt Inputs + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + INTC_IRQ + Interrupt Request Output + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + INTC_Processor_Ack + Interrupt Acknowledgement Input + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + INTC_Interrupt_Address + Interrupt Vector Address Output + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + INTC_IRQ_OUT + Interrupt Request Output + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + + + C_FAMILY + virtexuplus + + + C_FREQ + 100000000 + + + C_INSTANCE + iomodule + + + C_USE_CONFIG_RESET + 0 + + + C_AVOID_PRIMITIVES + 0 + + + C_TMR + 0 + + + C_USE_TMR_DISABLE + 0 + + + C_HIGHADDR + 0x000000008000FFFF + + + C_BASEADDR + 0x0000000080000000 + + + C_MASK + 0x00000000C0000000 + + + C_IO_HIGHADDR + 0x00000000FFFFFFFF + + + + true + + + + + + C_IO_BASEADDR + 0x00000000C0000000 + + + + true + + + + + + C_IO_MASK + 0x00000000C0000000 + + + + true + + + + + + C_LMB_AWIDTH + 32 + + + C_LMB_DWIDTH + 32 + + + C_USE_IO_BUS + 1 + + + C_USE_UART_RX + 0 + + + C_USE_UART_TX + 0 + + + C_UART_BAUDRATE + 9600 + + + + false + + + + + + C_UART_DATA_BITS + 8 + + + + false + + + + + + C_UART_USE_PARITY + 0 + + + + false + + + + + + C_UART_ODD_PARITY + 0 + + + + false + + + + + + C_UART_RX_INTERRUPT + 0 + + + + false + + + + + + C_UART_TX_INTERRUPT + 0 + + + + false + + + + + + C_UART_ERROR_INTERRUPT + 0 + + + + false + + + + + + C_UART_PROG_BAUDRATE + 0 + + + + false + + + + + + C_USE_FIT1 + 0 + + + C_FIT1_No_CLOCKS + 6216 + + + + false + + + + + + C_FIT1_INTERRUPT + 0 + + + + false + + + + + + C_USE_FIT2 + 0 + + + C_FIT2_No_CLOCKS + 6216 + + + + false + + + + + + C_FIT2_INTERRUPT + 0 + + + + false + + + + + + C_USE_FIT3 + 0 + + + C_FIT3_No_CLOCKS + 6216 + + + + false + + + + + + C_FIT3_INTERRUPT + 0 + + + + false + + + + + + C_USE_FIT4 + 0 + + + C_FIT4_No_CLOCKS + 6216 + + + + false + + + + + + C_FIT4_INTERRUPT + 0 + + + + false + + + + + + C_USE_PIT1 + 0 + + + C_PIT1_SIZE + 32 + + + + false + + + + + + C_PIT1_READABLE + 1 + + + + false + + + + + + C_PIT1_PRESCALER + 0 + + + + false + + + + + + C_PIT1_INTERRUPT + 0 + + + + false + + + + + + C_USE_PIT2 + 0 + + + C_PIT2_SIZE + 32 + + + + false + + + + + + C_PIT2_READABLE + 1 + + + + false + + + + + + C_PIT2_PRESCALER + 0 + + + + false + + + + + + C_PIT2_INTERRUPT + 0 + + + + false + + + + + + C_USE_PIT3 + 0 + + + C_PIT3_SIZE + 32 + + + + false + + + + + + C_PIT3_READABLE + 1 + + + + false + + + + + + C_PIT3_PRESCALER + 0 + + + + false + + + + + + C_PIT3_INTERRUPT + 0 + + + + false + + + + + + C_USE_PIT4 + 0 + + + C_PIT4_SIZE + 32 + + + + false + + + + + + C_PIT4_READABLE + 1 + + + + false + + + + + + C_PIT4_PRESCALER + 0 + + + + false + + + + + + C_PIT4_INTERRUPT + 0 + + + + false + + + + + + C_USE_GPO1 + 0 + + + C_GPO1_SIZE + 32 + + + + false + + + + + + C_GPO1_INIT + 0x00000000 + + + + false + + + + + + C_USE_GPO2 + 0 + + + C_GPO2_SIZE + 32 + + + + false + + + + + + C_GPO2_INIT + 0x00000000 + + + + false + + + + + + C_USE_GPO3 + 0 + + + C_GPO3_SIZE + 32 + + + + false + + + + + + C_GPO3_INIT + 0x00000000 + + + + false + + + + + + C_USE_GPO4 + 0 + + + C_GPO4_SIZE + 32 + + + + false + + + + + + C_GPO4_INIT + 0x00000000 + + + + false + + + + + + C_USE_GPI1 + 0 + + + C_GPI1_SIZE + 32 + + + + false + + + + + + C_GPI1_INTERRUPT + 0 + + + + false + + + + + + C_USE_GPI2 + 0 + + + C_GPI2_SIZE + 32 + + + + false + + + + + + C_GPI2_INTERRUPT + 0 + + + + false + + + + + + C_USE_GPI3 + 0 + + + C_GPI3_SIZE + 32 + + + + false + + + + + + C_GPI3_INTERRUPT + 0 + + + + false + + + + + + C_USE_GPI4 + 0 + + + C_GPI4_SIZE + 32 + + + + false + + + + + + C_GPI4_INTERRUPT + 0 + + + + false + + + + + + C_INTC_USE_EXT_INTR + 0 + + + C_INTC_INTR_SIZE + 1 + + + + false + + + + + + C_INTC_LEVEL_EDGE + 0x0000 + + + + false + + + + + + C_INTC_POSITIVE + 0xFFFF + + + + false + + + + + + C_INTC_HAS_FAST + 1 + + + C_INTC_ADDR_WIDTH + 17 + + + + false + + + + + + C_INTC_BASE_VECTORS + 0x00000000 + + + C_INTC_ASYNC_INTR + 0xFFFF + + + C_INTC_NUM_SYNC_FF + 2 + + + + + + choice_list_6fc15197 + 32 + + + choice_list_ac75ef1e + Custom + + + choice_list_f585525a + 110 + 300 + 1200 + 2400 + 4800 + 9600 + 19200 + 38400 + 57600 + 115200 + 128000 + 230400 + 460800 + 921600 + + + choice_pairs_007f01e9 + 0 + 1 + 2 + 3 + 4 + 5 + 7 + 8 + 9 + + + choice_pairs_4847022f + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 8 + 9 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_5f1e379e + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + 9 + + + choice_pairs_7ba91213 + 0 + 1 + 2 + 3 + + + choice_pairs_d4609148 + 0 + 1 + + + choice_pairs_f0f6eb36 + 0 + 1 + 2 + 3 + 4 + 6 + 7 + 8 + 9 + + + choice_pairs_ffa336e4 + 0 + 1 + + + LMB module which includes plenty of I/O peripherals + + + C_USE_CONFIG_RESET + 0 + + + C_AVOID_PRIMITIVES + 0 + + + C_TMR + Use Triple Modular Redundancy + 0 + + + C_USE_TMR_DISABLE + Activate TMR Disable Input + 0 + + + + false + + + + + + C_FREQ + 100000000 + + + C_INSTANCE + iomodule + + + C_INTC_BASE_VECTORS + MicroBlaze Relocatable Base Vector Value + 0x00000000 + + + C_BASEADDR + I/O Module Register Base Address + 0x0000000080000000 + + + C_HIGHADDR + I/O Module Register High Address + 0x000000008000FFFF + + + C_MASK + I/O Module Register Address Decode Mask + 0x00000000C0000000 + + + C_USE_IO_BUS + Enable IO Bus + 1 + + + C_IO_BASEADDR + I/O Module IO Bus Base Address + 0x00000000C0000000 + + + + true + + + + + + C_IO_HIGHADDR + I/O Module IO Bus High Address + 0x00000000FFFFFFFF + + + + true + + + + + + C_IO_MASK + I/O Module IO Bus Address Decode Mask + 0x00000000C0000000 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_USE_UART_RX + Enable Receiver + 0 + + + C_USE_UART_TX + Enable Transmitter + 0 + + + C_UART_BAUDRATE + Define Baud Rate + 9600 + + + + false + + + + + + C_UART_PROG_BAUDRATE + Programmable Baud Rate + 0 + + + + false + + + + + + C_UART_DATA_BITS + Number of Data Bits + 8 + + + + false + + + + + + C_UART_USE_PARITY + Use Parity + 0 + + + + false + + + + + + C_UART_ODD_PARITY + Even or Odd Parity + 0 + + + + false + + + + + + C_UART_RX_INTERRUPT + Implement Receive Interrupt + 0 + + + + false + + + + + + C_UART_TX_INTERRUPT + Implement Transmit Interrupt + 0 + + + + false + + + + + + C_UART_ERROR_INTERRUPT + Implement Error Interrupt + 0 + + + + false + + + + + + C_USE_FIT1 + Use FIT + 0 + + + C_FIT1_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + true + + + + + + C_FIT1_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_FIT2 + Use FIT + 0 + + + C_FIT2_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + true + + + + + + C_FIT2_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_FIT3 + Use FIT + 0 + + + C_FIT3_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + true + + + + + + C_FIT3_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_FIT4 + Use FIT + 0 + + + C_FIT4_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + true + + + + + + C_FIT4_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_PIT1 + Use PIT + 0 + + + C_PIT1_SIZE + Number of Bits for Timer + 32 + + + + true + + + + + + C_PIT1_READABLE + Shall Counter Value Be Readable + 1 + + + + true + + + + + + C_PIT1_PRESCALER + Define Prescaler + 0 + + + + true + + + + + + C_PIT1_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_PIT2 + Use PIT + 0 + + + C_PIT2_SIZE + Number of Bits for Timer + 32 + + + + true + + + + + + C_PIT2_READABLE + Shall Counter Value Be Readable + 1 + + + + true + + + + + + C_PIT2_PRESCALER + Define Prescaler + 0 + + + + true + + + + + + C_PIT2_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_PIT3 + Use PIT + 0 + + + C_PIT3_SIZE + Number of Bits for Timer + 32 + + + + true + + + + + + C_PIT3_READABLE + Shall Counter Value Be Readable + 1 + + + + true + + + + + + C_PIT3_PRESCALER + Define Prescaler + 0 + + + + true + + + + + + C_PIT3_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_PIT4 + Use PIT + 0 + + + C_PIT4_SIZE + Number of Bits for Timer + 32 + + + + true + + + + + + C_PIT4_READABLE + Shall Counter Value Be Readable + 1 + + + + true + + + + + + C_PIT4_PRESCALER + Define Prescaler + 0 + + + + true + + + + + + C_PIT4_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_GPO1 + Use GPO + 0 + + + C_GPO1_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPO1_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + C_USE_GPO2 + Use GPO + 0 + + + C_GPO2_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPO2_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + C_USE_GPO3 + Use GPO + 0 + + + C_GPO3_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPO3_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + C_USE_GPO4 + Use GPO + 0 + + + C_GPO4_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPO4_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + C_USE_GPI1 + Use GPI + 0 + + + C_GPI1_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPI1_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + C_USE_GPI2 + Use GPI + 0 + + + C_GPI2_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPI2_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + C_USE_GPI3 + Use GPI + 0 + + + C_GPI3_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPI3_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + C_USE_GPI4 + Use GPI + 0 + + + C_GPI4_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPI4_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + C_INTC_HAS_FAST + Use Low-latency Interrupt Handling + 1 + + + C_INTC_USE_EXT_INTR + Use External Interrupts + 0 + + + C_INTC_USE_IRQ_OUT + Use Separate Interrupt Output + 1 + + + C_INTC_IRQ_CONNECTION + Interrupt Output Connection + 0 + + + + false + + + + + + C_INTC_INTR_SIZE + Number of External Inputs + 1 + + + + true + + + + + + C_INTC_LEVEL_EDGE + Level or Edge of External Interrupts + 0x0000 + + + + true + + + + + + C_INTC_POSITIVE + Positive or Negative External Interrupts + 0xFFFF + + + + true + + + + + + C_INTC_ADDR_WIDTH + 17 + + + + true + + + + + + C_INTC_ASYNC_INTR + Interrupts asynchronous + The setting of each bit in this option indicates whether the incoming interrupt is treated as asynchronous or not. 0 = Synchronous, 1 = Asynchronous. + 0xFFFF + + + C_INTC_NUM_SYNC_FF + Number of synchronization flip-flops + Number of synchronization flip-flops used to synchronize asynchronous interupt inputs + 2 + + + Component_Name + bd_ba6a_iomodule_0_0 + + + USE_BOARD_FLOW + Generate Board based IO Constraints + false + + + GPIO1_BOARD_INTERFACE + Custom + + + GPIO2_BOARD_INTERFACE + Custom + + + GPIO3_BOARD_INTERFACE + Custom + + + GPIO4_BOARD_INTERFACE + Custom + + + UART_BOARD_INTERFACE + Custom + + + + + IOModule + 3 + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_2/bd_ba6a_ilmb_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_2/bd_ba6a_ilmb_0.xci new file mode 100644 index 0000000..497c7d6 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_2/bd_ba6a_ilmb_0.xci @@ -0,0 +1,113 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_ba6a_ilmb_0 + + + + 100000000 + 0.000 + 32 + 32 + READ_ONLY + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 1 + 32 + 32 + 2 + 1 + 32 + 32 + 2 + bd_ba6a_ilmb_0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 9 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_2/bd_ba6a_ilmb_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_2/bd_ba6a_ilmb_0.xml new file mode 100644 index 0000000..4375df3 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_2/bd_ba6a_ilmb_0.xml @@ -0,0 +1,3323 @@ + + + xilinx.com + customized_ip + bd_ba6a_ilmb_0 + 1.0 + + + LMB_Sl_0 + LMB_Sl_00 + Local Memory Bus Mirrored Slave interface 0 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 0 + 0 + + + + + + READDBUS + + + Sl_DBus + + 0 + 31 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 0 + 0 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 0 + 0 + + + + + + WAIT + + + Sl_Wait + + 0 + 0 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + LMB_Sl_1 + LMB_Sl_01 + Local Memory Bus Mirrored Slave interface 1 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 1 + 1 + + + + + + READDBUS + + + Sl_DBus + + 32 + 63 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 1 + 1 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 1 + 1 + + + + + + WAIT + + + Sl_Wait + + 1 + 1 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + LMB_Sl_2 + LMB_Sl_02 + Local Memory Bus Mirrored Slave interface 2 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 2 + 2 + + + + + + READDBUS + + + Sl_DBus + + 64 + 95 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 2 + 2 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 2 + 2 + + + + + + WAIT + + + Sl_Wait + + 2 + 2 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_3 + LMB_Sl_03 + Local Memory Bus Mirrored Slave interface 3 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 3 + 3 + + + + + + READDBUS + + + Sl_DBus + + 96 + 127 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 3 + 3 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 3 + 3 + + + + + + WAIT + + + Sl_Wait + + 3 + 3 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_4 + LMB_Sl_04 + Local Memory Bus Mirrored Slave interface 4 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 4 + 4 + + + + + + READDBUS + + + Sl_DBus + + 128 + 159 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 4 + 4 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 4 + 4 + + + + + + WAIT + + + Sl_Wait + + 4 + 4 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_5 + LMB_Sl_05 + Local Memory Bus Mirrored Slave interface 5 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 5 + 5 + + + + + + READDBUS + + + Sl_DBus + + 160 + 191 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 5 + 5 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 5 + 5 + + + + + + WAIT + + + Sl_Wait + + 5 + 5 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_6 + LMB_Sl_06 + Local Memory Bus Mirrored Slave interface 6 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 6 + 6 + + + + + + READDBUS + + + Sl_DBus + + 192 + 223 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 6 + 6 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 6 + 6 + + + + + + WAIT + + + Sl_Wait + + 6 + 6 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_7 + LMB_Sl_07 + Local Memory Bus Mirrored Slave interface 7 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 7 + 7 + + + + + + READDBUS + + + Sl_DBus + + 224 + 255 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 7 + 7 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 7 + 7 + + + + + + WAIT + + + Sl_Wait + + 7 + 7 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_8 + LMB_Sl_08 + Local Memory Bus Mirrored Slave interface 8 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 8 + 8 + + + + + + READDBUS + + + Sl_DBus + + 256 + 287 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 8 + 8 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 8 + 8 + + + + + + WAIT + + + Sl_Wait + + 8 + 8 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_9 + LMB_Sl_09 + Local Memory Bus Mirrored Slave interface 9 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 9 + 9 + + + + + + READDBUS + + + Sl_DBus + + 288 + 319 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 9 + 9 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 9 + 9 + + + + + + WAIT + + + Sl_Wait + + 9 + 9 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_10 + LMB_Sl_10 + Local Memory Bus Mirrored Slave interface 10 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 10 + 10 + + + + + + READDBUS + + + Sl_DBus + + 320 + 351 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 10 + 10 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 10 + 10 + + + + + + WAIT + + + Sl_Wait + + 10 + 10 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_11 + LMB_Sl_11 + Local Memory Bus Mirrored Slave interface 11 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 11 + 11 + + + + + + READDBUS + + + Sl_DBus + + 352 + 383 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 11 + 11 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 11 + 11 + + + + + + WAIT + + + Sl_Wait + + 11 + 11 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_12 + LMB_Sl_12 + Local Memory Bus Mirrored Slave interface 12 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 12 + 12 + + + + + + READDBUS + + + Sl_DBus + + 384 + 415 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 12 + 12 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 12 + 12 + + + + + + WAIT + + + Sl_Wait + + 12 + 12 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_13 + LMB_Sl_13 + Local Memory Bus Mirrored Slave interface 13 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 13 + 13 + + + + + + READDBUS + + + Sl_DBus + + 416 + 447 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 13 + 13 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 13 + 13 + + + + + + WAIT + + + Sl_Wait + + 13 + 13 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_14 + LMB_Sl_14 + Local Memory Bus Mirrored Slave interface 14 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 14 + 14 + + + + + + READDBUS + + + Sl_DBus + + 448 + 479 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 14 + 14 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 14 + 14 + + + + + + WAIT + + + Sl_Wait + + 14 + 14 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_15 + LMB_Sl_15 + Local Memory Bus Mirrored Slave interface 15 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 15 + 15 + + + + + + READDBUS + + + Sl_DBus + + 480 + 511 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 15 + 15 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 15 + 15 + + + + + + WAIT + + + Sl_Wait + + 15 + 15 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_M + LMB_M + Local Memory Bus Mirrored Master interface + + + + + + + ABUS + + + M_ABus + + + + + ADDRSTROBE + + + M_AddrStrobe + + + + + BE + + + M_BE + + + + + CE + + + LMB_CE + + + + + READDBUS + + + LMB_ReadDBus + + + + + READSTROBE + + + M_ReadStrobe + + + + + READY + + + LMB_Ready + + + + + RST + + + LMB_Rst + + + + + UE + + + LMB_UE + + + + + WAIT + + + LMB_Wait + + + + + WRITEDBUS + + + M_DBus + + + + + WRITESTROBE + + + M_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_ONLY + + + none + + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + LMB_Sl_0:LMB_Sl_1:LMB_Sl_2:LMB_Sl_3:LMB_Sl_4:LMB_Sl_5:LMB_Sl_6:LMB_Sl_7:LMB_Sl_8:LMB_Sl_9:LMB_Sl_10:LMB_Sl_11:LMB_Sl_12:LMB_Sl_13:LMB_Sl_14:LMB_Sl_15:LMB_M + + + ASSOCIATED_RESET + SYS_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.SYS_Rst + SYS_Rst + Reset + + + + + + + RST + + + SYS_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + + + LMB_Channel + LMB_M + LMB_Sl_0 + LMB_Sl_1 + LMB_Sl_2 + LMB_Sl_3 + LMB_Sl_4 + LMB_Sl_5 + LMB_Sl_6 + LMB_Sl_7 + LMB_Sl_8 + LMB_Sl_9 + LMB_Sl_10 + LMB_Sl_11 + LMB_Sl_12 + LMB_Sl_13 + LMB_Sl_14 + LMB_Sl_15 + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + + + SYS_Rst + + in + + + std_logic + dummy_view + + + + + + LMB_Rst + + out + + + std_logic + dummy_view + + + + + + M_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + M_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + M_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + M_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + M_DBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + M_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + in + + 0 + 63 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + + + Sl_Wait + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_UE + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_CE + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_ABus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_ReadStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_AddrStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_ReadDBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_Ready + + out + + + std_logic + dummy_view + + + + + + LMB_Wait + + out + + + std_logic + dummy_view + + + + + + LMB_UE + + out + + + std_logic + dummy_view + + + + + + LMB_CE + + out + + + std_logic + dummy_view + + + + + + LMB_BE + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + + + C_LMB_NUM_SLAVES + LMB Number of Slaves + 2 + + + C_LMB_DWIDTH + C Lmb Dwidth + 32 + + + C_LMB_AWIDTH + C Lmb Awidth + 32 + + + C_EXT_RESET_HIGH + C Ext Reset High + 1 + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_4873554b + 0 + 1 + + + The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM + + + C_LMB_DWIDTH + C Lmb Dwidth + 32 + + + + true + + + + + + C_LMB_AWIDTH + C Lmb Awidth + 32 + + + + true + + + + + + C_EXT_RESET_HIGH + C Ext Reset High + 1 + + + + true + + + + + + C_LMB_NUM_SLAVES + LMB Number of Slaves + 2 + + + + true + + + + + + Component_Name + bd_ba6a_ilmb_0 + + + + + Local Memory Bus (LMB) 1.0 + 9 + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_3/bd_ba6a_dlmb_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_3/bd_ba6a_dlmb_0.xci new file mode 100644 index 0000000..5a451f6 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_3/bd_ba6a_dlmb_0.xci @@ -0,0 +1,115 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_ba6a_dlmb_0 + + + + 100000000 + 0.000 + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 1 + 32 + 32 + 3 + 1 + 32 + 32 + 3 + bd_ba6a_dlmb_0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 9 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_3/bd_ba6a_dlmb_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_3/bd_ba6a_dlmb_0.xml new file mode 100644 index 0000000..d0bcd89 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_3/bd_ba6a_dlmb_0.xml @@ -0,0 +1,3325 @@ + + + xilinx.com + customized_ip + bd_ba6a_dlmb_0 + 1.0 + + + LMB_Sl_0 + LMB_Sl_00 + Local Memory Bus Mirrored Slave interface 0 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 0 + 0 + + + + + + READDBUS + + + Sl_DBus + + 0 + 31 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 0 + 0 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 0 + 0 + + + + + + WAIT + + + Sl_Wait + + 0 + 0 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + LMB_Sl_1 + LMB_Sl_01 + Local Memory Bus Mirrored Slave interface 1 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 1 + 1 + + + + + + READDBUS + + + Sl_DBus + + 32 + 63 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 1 + 1 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 1 + 1 + + + + + + WAIT + + + Sl_Wait + + 1 + 1 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + LMB_Sl_2 + LMB_Sl_02 + Local Memory Bus Mirrored Slave interface 2 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 2 + 2 + + + + + + READDBUS + + + Sl_DBus + + 64 + 95 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 2 + 2 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 2 + 2 + + + + + + WAIT + + + Sl_Wait + + 2 + 2 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + LMB_Sl_3 + LMB_Sl_03 + Local Memory Bus Mirrored Slave interface 3 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 3 + 3 + + + + + + READDBUS + + + Sl_DBus + + 96 + 127 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 3 + 3 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 3 + 3 + + + + + + WAIT + + + Sl_Wait + + 3 + 3 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_4 + LMB_Sl_04 + Local Memory Bus Mirrored Slave interface 4 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 4 + 4 + + + + + + READDBUS + + + Sl_DBus + + 128 + 159 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 4 + 4 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 4 + 4 + + + + + + WAIT + + + Sl_Wait + + 4 + 4 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_5 + LMB_Sl_05 + Local Memory Bus Mirrored Slave interface 5 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 5 + 5 + + + + + + READDBUS + + + Sl_DBus + + 160 + 191 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 5 + 5 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 5 + 5 + + + + + + WAIT + + + Sl_Wait + + 5 + 5 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_6 + LMB_Sl_06 + Local Memory Bus Mirrored Slave interface 6 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 6 + 6 + + + + + + READDBUS + + + Sl_DBus + + 192 + 223 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 6 + 6 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 6 + 6 + + + + + + WAIT + + + Sl_Wait + + 6 + 6 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_7 + LMB_Sl_07 + Local Memory Bus Mirrored Slave interface 7 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 7 + 7 + + + + + + READDBUS + + + Sl_DBus + + 224 + 255 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 7 + 7 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 7 + 7 + + + + + + WAIT + + + Sl_Wait + + 7 + 7 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_8 + LMB_Sl_08 + Local Memory Bus Mirrored Slave interface 8 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 8 + 8 + + + + + + READDBUS + + + Sl_DBus + + 256 + 287 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 8 + 8 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 8 + 8 + + + + + + WAIT + + + Sl_Wait + + 8 + 8 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_9 + LMB_Sl_09 + Local Memory Bus Mirrored Slave interface 9 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 9 + 9 + + + + + + READDBUS + + + Sl_DBus + + 288 + 319 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 9 + 9 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 9 + 9 + + + + + + WAIT + + + Sl_Wait + + 9 + 9 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_10 + LMB_Sl_10 + Local Memory Bus Mirrored Slave interface 10 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 10 + 10 + + + + + + READDBUS + + + Sl_DBus + + 320 + 351 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 10 + 10 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 10 + 10 + + + + + + WAIT + + + Sl_Wait + + 10 + 10 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_11 + LMB_Sl_11 + Local Memory Bus Mirrored Slave interface 11 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 11 + 11 + + + + + + READDBUS + + + Sl_DBus + + 352 + 383 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 11 + 11 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 11 + 11 + + + + + + WAIT + + + Sl_Wait + + 11 + 11 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_12 + LMB_Sl_12 + Local Memory Bus Mirrored Slave interface 12 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 12 + 12 + + + + + + READDBUS + + + Sl_DBus + + 384 + 415 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 12 + 12 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 12 + 12 + + + + + + WAIT + + + Sl_Wait + + 12 + 12 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_13 + LMB_Sl_13 + Local Memory Bus Mirrored Slave interface 13 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 13 + 13 + + + + + + READDBUS + + + Sl_DBus + + 416 + 447 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 13 + 13 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 13 + 13 + + + + + + WAIT + + + Sl_Wait + + 13 + 13 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_14 + LMB_Sl_14 + Local Memory Bus Mirrored Slave interface 14 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 14 + 14 + + + + + + READDBUS + + + Sl_DBus + + 448 + 479 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 14 + 14 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 14 + 14 + + + + + + WAIT + + + Sl_Wait + + 14 + 14 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_15 + LMB_Sl_15 + Local Memory Bus Mirrored Slave interface 15 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 15 + 15 + + + + + + READDBUS + + + Sl_DBus + + 480 + 511 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 15 + 15 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 15 + 15 + + + + + + WAIT + + + Sl_Wait + + 15 + 15 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_M + LMB_M + Local Memory Bus Mirrored Master interface + + + + + + + ABUS + + + M_ABus + + + + + ADDRSTROBE + + + M_AddrStrobe + + + + + BE + + + M_BE + + + + + CE + + + LMB_CE + + + + + READDBUS + + + LMB_ReadDBus + + + + + READSTROBE + + + M_ReadStrobe + + + + + READY + + + LMB_Ready + + + + + RST + + + LMB_Rst + + + + + UE + + + LMB_UE + + + + + WAIT + + + LMB_Wait + + + + + WRITEDBUS + + + M_DBus + + + + + WRITESTROBE + + + M_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + LMB_Sl_0:LMB_Sl_1:LMB_Sl_2:LMB_Sl_3:LMB_Sl_4:LMB_Sl_5:LMB_Sl_6:LMB_Sl_7:LMB_Sl_8:LMB_Sl_9:LMB_Sl_10:LMB_Sl_11:LMB_Sl_12:LMB_Sl_13:LMB_Sl_14:LMB_Sl_15:LMB_M + + + ASSOCIATED_RESET + SYS_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.SYS_Rst + SYS_Rst + Reset + + + + + + + RST + + + SYS_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + + + LMB_Channel + LMB_M + LMB_Sl_0 + LMB_Sl_1 + LMB_Sl_2 + LMB_Sl_3 + LMB_Sl_4 + LMB_Sl_5 + LMB_Sl_6 + LMB_Sl_7 + LMB_Sl_8 + LMB_Sl_9 + LMB_Sl_10 + LMB_Sl_11 + LMB_Sl_12 + LMB_Sl_13 + LMB_Sl_14 + LMB_Sl_15 + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + + + SYS_Rst + + in + + + std_logic + dummy_view + + + + + + LMB_Rst + + out + + + std_logic + dummy_view + + + + + + M_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + M_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + M_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + M_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + M_DBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + M_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + in + + 0 + 95 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + in + + 0 + 2 + + + + std_logic_vector + dummy_view + + + + + + Sl_Wait + + in + + 0 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_UE + + in + + 0 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_CE + + in + + 0 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_ABus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_ReadStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_AddrStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_ReadDBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_Ready + + out + + + std_logic + dummy_view + + + + + + LMB_Wait + + out + + + std_logic + dummy_view + + + + + + LMB_UE + + out + + + std_logic + dummy_view + + + + + + LMB_CE + + out + + + std_logic + dummy_view + + + + + + LMB_BE + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + + + C_LMB_NUM_SLAVES + LMB Number of Slaves + 3 + + + C_LMB_DWIDTH + C Lmb Dwidth + 32 + + + C_LMB_AWIDTH + C Lmb Awidth + 32 + + + C_EXT_RESET_HIGH + C Ext Reset High + 1 + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_4873554b + 0 + 1 + + + The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM + + + C_LMB_DWIDTH + C Lmb Dwidth + 32 + + + + true + + + + + + C_LMB_AWIDTH + C Lmb Awidth + 32 + + + + true + + + + + + C_EXT_RESET_HIGH + C Ext Reset High + 1 + + + + true + + + + + + C_LMB_NUM_SLAVES + LMB Number of Slaves + 3 + + + + true + + + + + + Component_Name + bd_ba6a_dlmb_0 + + + + + Local Memory Bus (LMB) 1.0 + 9 + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_4/bd_ba6a_dlmb_cntlr_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_4/bd_ba6a_dlmb_cntlr_0.xci new file mode 100644 index 0000000..b86185c --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_4/bd_ba6a_dlmb_cntlr_0.xci @@ -0,0 +1,152 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_ba6a_dlmb_cntlr_0 + + + NONE + 65536 + 32 + + + 100000000 + 0.000 + + 100000000 + 0.000 + 1 + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 0x0000000000000000 + 32 + 0 + 0 + 0 + 0 + 1 + 0 + virtexuplus + 0 + 0x000000000000FFFF + 0 + 32 + 32 + 0x00000000C0010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 32 + 32 + 0 + 2 + 0x0000000000000000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0x000000000000FFFF + 0 + 32 + 32 + 0x00000000C0010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 100000000 + 32 + 32 + AXI4LITE + 0 + 2 + bd_ba6a_dlmb_cntlr_0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 15 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_4/bd_ba6a_dlmb_cntlr_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_4/bd_ba6a_dlmb_cntlr_0.xml new file mode 100644 index 0000000..252e7d3 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_4/bd_ba6a_dlmb_cntlr_0.xml @@ -0,0 +1,3874 @@ + + + xilinx.com + customized_ip + bd_ba6a_dlmb_cntlr_0 + 1.0 + + + INTERRUPT.INTERRUPT + Interrupt + Interrupt output + + + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + SUGGESTED_PRIORITY + HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + SLMB + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + SLMB1 + SLMB1 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB1_ABus + + + + + ADDRSTROBE + + + LMB1_AddrStrobe + + + + + BE + + + LMB1_BE + + + + + CE + + + Sl1_CE + + + + + READDBUS + + + Sl1_DBus + + + + + READSTROBE + + + LMB1_ReadStrobe + + + + + READY + + + Sl1_Ready + + + + + UE + + + Sl1_UE + + + + + WAIT + + + Sl1_Wait + + + + + WRITEDBUS + + + LMB1_WriteDBus + + + + + WRITESTROBE + + + LMB1_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB2 + SLMB2 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB2_ABus + + + + + ADDRSTROBE + + + LMB2_AddrStrobe + + + + + BE + + + LMB2_BE + + + + + CE + + + Sl2_CE + + + + + READDBUS + + + Sl2_DBus + + + + + READSTROBE + + + LMB2_ReadStrobe + + + + + READY + + + Sl2_Ready + + + + + UE + + + Sl2_UE + + + + + WAIT + + + Sl2_Wait + + + + + WRITEDBUS + + + LMB2_WriteDBus + + + + + WRITESTROBE + + + LMB2_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB3 + SLMB3 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB3_ABus + + + + + ADDRSTROBE + + + LMB3_AddrStrobe + + + + + BE + + + LMB3_BE + + + + + CE + + + Sl3_CE + + + + + READDBUS + + + Sl3_DBus + + + + + READSTROBE + + + LMB3_ReadStrobe + + + + + READY + + + Sl3_Ready + + + + + UE + + + Sl3_UE + + + + + WAIT + + + Sl3_Wait + + + + + WRITEDBUS + + + LMB3_WriteDBus + + + + + WRITESTROBE + + + LMB3_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + BRAM_PORT + BRAM_PORT + Data Processor Local Bus + + + + + + + ADDR + + + BRAM_Addr_A + + + + + CLK + + + BRAM_Clk_A + + + + + DIN + + + BRAM_Dout_A + + + + + DOUT + + + BRAM_Din_A + + + + + EN + + + BRAM_EN_A + + + + + RST + + + BRAM_Rst_A + + + + + WE + + + BRAM_WEN_A + + + + + + MEM_SIZE + 65536 + + + MASTER_TYPE + BRAM_CTRL + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + S_AXI_CTRL + S_AXI_CTRL + Slave AXI4Lite Control + + + + + + + + + ARADDR + + + S_AXI_CTRL_ARADDR + + + + + ARREADY + + + S_AXI_CTRL_ARREADY + + + + + ARVALID + + + S_AXI_CTRL_ARVALID + + + + + AWADDR + + + S_AXI_CTRL_AWADDR + + + + + AWREADY + + + S_AXI_CTRL_AWREADY + + + + + AWVALID + + + S_AXI_CTRL_AWVALID + + + + + BREADY + + + S_AXI_CTRL_BREADY + + + + + BRESP + + + S_AXI_CTRL_BRESP + + + + + BVALID + + + S_AXI_CTRL_BVALID + + + + + RDATA + + + S_AXI_CTRL_RDATA + + + + + RREADY + + + S_AXI_CTRL_RREADY + + + + + RRESP + + + S_AXI_CTRL_RRESP + + + + + RVALID + + + S_AXI_CTRL_RVALID + + + + + WDATA + + + S_AXI_CTRL_WDATA + + + + + WREADY + + + S_AXI_CTRL_WREADY + + + + + WSTRB + + + S_AXI_CTRL_WSTRB + + + + + WVALID + + + S_AXI_CTRL_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + SLMB:SLMB1:SLMB2:SLMB3 + + + ASSOCIATED_RESET + LMB_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.LMB_Rst + Reset + Reset + + + + + + + RST + + + LMB_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + CLK.S_AXI_CTRL_ACLK + S_AXI_CTRL_ACLK + Slave AXI4Lite Control Clock Input + + + + + + + CLK + + + S_AXI_CTRL_ACLK + + + + + + ASSOCIATED_BUSIF + S_AXI_CTRL + + + ASSOCIATED_RESET + S_AXI_CTRL_ARESETN + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.S_AXI_CTRL_ARESETN + S_AXI_CTRL_ARESETN + Slave AXI4Lite Control Reset Input + + + + + + + RST + + + S_AXI_CTRL_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + + + + + SLMB + SLMB memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB1 + SLMB1 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB2 + SLMB2 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB3 + SLMB3 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + S_AXI_CTRL + S_AXI_CTRL memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + ECC Status + ECC Status Register + ECC Status Register + 0x0 + 2 + true + read-write + + 0x0 + + + UE Status + UE Status + Indicates if an uncorrectable error has occurred: + 0 - No uncorrectable error occurred. + 1 - Uncorrectable error occurred, cleared when 1 is written. + + 0 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + CE Status + CE Status + Indicates if a correctable error has occurred: + 0 - No correctable error occurred. + 1 - Correctable error occurred, cleared when 1 is written. + + 1 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + ECC EN IRQ + ECC Interrupt Enable Register + ECC Interrupt Enable Register + 0x4 + 2 + true + read-write + + 0x0 + + + UE EN IRQ + UE Enable Interrupt + Determines effect of ECC Status Register UE bit: + 0 - UE bit is not propagated to interrupt signal. + 1 - UE bit is propagated to interrupt signal. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + CE EN IRQ + CE Enable Interrupt + Determines effect of ECC Status Register CE bit: + 0 - CE bit is not propagated to interrupt signal. + 1 - CE bit is propagated to interrupt signal. + + 1 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + ECC ONOFF + ECC On/Off Register + ECC On/Off Register + 0x8 + 1 + true + read-write + + 1 + + + ON OFF + On/Off + Determines if ECC checking is enabled: + 0 - ECC checking is disabled. + 1 - ECC checking is enabled. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE CNT + Correctable Error Counter Register + Correctable Error Counter Register + 0xC + 1 + true + read-write + + 0 + + + CE CNT + Correctable Error Count + Holds number of correctable errors encountered. + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE FFD + Correctable Error First Failing Data Register + Correctable Error First Failing Data Register + 0x100 + 32 + true + read-only + + 0 + + + CE FFD + Correctable Error First Failing Data + Data of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFE + Correctable Error First Failing ECC Register + Correctable Error First Failing ECC Register + 0x180 + 7 + true + read-only + + 0 + + + CE FFE + Correctable Error First Failing ECC + ECC of the first occurrence of a correctable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFA + Correctable Error First Failing Address Register + Correctable Error First Failing Address Register + 0x1C0 + 32 + true + read-only + + 0 + + + CE FFA + Correctable Error First Failing Address + Address of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFD + Uncorrectable Error First Failing Data Register + Uncorrectable Error First Failing Data Register + 0x200 + 32 + true + read-only + + 0 + + + UE FFD + Uncorrectable Error First Failing Data + Data of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFE + Uncorrectable Error First Failing ECC Register + Uncorrectable Error First Failing ECC Register + 0x280 + 7 + true + read-only + + 0 + + + UE FFE + Uncorrectable Error First Failing ECC + ECC of the first occurrence of an uncorrectable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFA + Uncorrectable Error First Failing Address Register + Uncorrectable Error First Failing Address Register + 0x2C0 + 32 + true + read-only + + 0 + + + UE FFA + Uncorrectable Error First Failing Address + Address of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + FI D + Fault Inject Data Register + Fault Inject Data Register + 0x300 + 32 + true + write-only + + 0 + + + FI D + Fault Inject Data + Bits set to 1 toggle the bits of next data word written. + 0 + 32 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + FI ECC + Fault Inject ECC Register + Fault Inject ECC Register + 0x380 + 7 + true + write-only + + 0 + + + FI ECC + Fault Inject ECC + Bits set to 1 toggle the bits of next ECC written. + 0 + 7 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_Rst + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + LMB1_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl1_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl1_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB2_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl2_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl2_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB3_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl3_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl3_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + BRAM_Rst_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Clk_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Addr_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_EN_A + + out + + + std_logic + dummy_view + + + + + + BRAM_WEN_A + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Dout_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Din_A + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + S_AXI_CTRL_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WSTRB + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_HIGHADDR + LMB BRAM High Address + 0x000000000000FFFF + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000000000 + + + C_NUM_LMB + Number of LMB Ports + 1 + + + C_MASK + SLMB Address Decode Mask + 0x00000000C0010000 + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_ECC + Error Correction Code + 0 + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_BRAM_AWIDTH + BRAM Address Bus Width + 32 + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + false + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + false + + + + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_449ac0d2 + 0 + 1 + 2 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_8d6e70ff + 0 + 2 + + + Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000000000 + + + + true + + + + + + C_HIGHADDR + LMB BRAM High Address + 0x000000000000FFFF + + + + true + + + + + + C_MASK + SLMB Address Decode Mask + 0x00000000C0010000 + + + + true + + + + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_NUM_LMB + Number of LMB Ports + 1 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + + true + + + + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + + true + + + + + + C_ECC + Error Correction Code + 0 + + + + true + + + + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_S_AXI_CTRL_ACLK_FREQ_HZ + S_AXI_CTRL Clock Frequency + 100000000 + + + + false + + + + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_PROTOCOL + S_AXI_CTRL Protocol + AXI4LITE + + + + false + + + + + + Component_Name + bd_ba6a_dlmb_cntlr_0 + + + + + LMB BRAM Controller + 15 + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_5/bd_ba6a_ilmb_cntlr_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_5/bd_ba6a_ilmb_cntlr_0.xci new file mode 100644 index 0000000..7b4a912 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_5/bd_ba6a_ilmb_cntlr_0.xci @@ -0,0 +1,152 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_ba6a_ilmb_cntlr_0 + + + NONE + 65536 + 32 + + + 100000000 + 0.000 + + 100000000 + 0.000 + 1 + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 0x0000000000000000 + 32 + 0 + 0 + 0 + 0 + 1 + 0 + virtexuplus + 0 + 0x000000000000FFFF + 0 + 32 + 32 + 0x0000000080010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 32 + 32 + 0 + 2 + 0x0000000000000000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0x000000000000FFFF + 0 + 32 + 32 + 0x0000000080010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 100000000 + 32 + 32 + AXI4LITE + 0 + 2 + bd_ba6a_ilmb_cntlr_0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 15 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_5/bd_ba6a_ilmb_cntlr_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_5/bd_ba6a_ilmb_cntlr_0.xml new file mode 100644 index 0000000..18d0cc5 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_5/bd_ba6a_ilmb_cntlr_0.xml @@ -0,0 +1,3874 @@ + + + xilinx.com + customized_ip + bd_ba6a_ilmb_cntlr_0 + 1.0 + + + INTERRUPT.INTERRUPT + Interrupt + Interrupt output + + + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + SUGGESTED_PRIORITY + HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + SLMB + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + SLMB1 + SLMB1 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB1_ABus + + + + + ADDRSTROBE + + + LMB1_AddrStrobe + + + + + BE + + + LMB1_BE + + + + + CE + + + Sl1_CE + + + + + READDBUS + + + Sl1_DBus + + + + + READSTROBE + + + LMB1_ReadStrobe + + + + + READY + + + Sl1_Ready + + + + + UE + + + Sl1_UE + + + + + WAIT + + + Sl1_Wait + + + + + WRITEDBUS + + + LMB1_WriteDBus + + + + + WRITESTROBE + + + LMB1_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB2 + SLMB2 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB2_ABus + + + + + ADDRSTROBE + + + LMB2_AddrStrobe + + + + + BE + + + LMB2_BE + + + + + CE + + + Sl2_CE + + + + + READDBUS + + + Sl2_DBus + + + + + READSTROBE + + + LMB2_ReadStrobe + + + + + READY + + + Sl2_Ready + + + + + UE + + + Sl2_UE + + + + + WAIT + + + Sl2_Wait + + + + + WRITEDBUS + + + LMB2_WriteDBus + + + + + WRITESTROBE + + + LMB2_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB3 + SLMB3 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB3_ABus + + + + + ADDRSTROBE + + + LMB3_AddrStrobe + + + + + BE + + + LMB3_BE + + + + + CE + + + Sl3_CE + + + + + READDBUS + + + Sl3_DBus + + + + + READSTROBE + + + LMB3_ReadStrobe + + + + + READY + + + Sl3_Ready + + + + + UE + + + Sl3_UE + + + + + WAIT + + + Sl3_Wait + + + + + WRITEDBUS + + + LMB3_WriteDBus + + + + + WRITESTROBE + + + LMB3_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + BRAM_PORT + BRAM_PORT + Data Processor Local Bus + + + + + + + ADDR + + + BRAM_Addr_A + + + + + CLK + + + BRAM_Clk_A + + + + + DIN + + + BRAM_Dout_A + + + + + DOUT + + + BRAM_Din_A + + + + + EN + + + BRAM_EN_A + + + + + RST + + + BRAM_Rst_A + + + + + WE + + + BRAM_WEN_A + + + + + + MEM_SIZE + 65536 + + + MASTER_TYPE + BRAM_CTRL + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + S_AXI_CTRL + S_AXI_CTRL + Slave AXI4Lite Control + + + + + + + + + ARADDR + + + S_AXI_CTRL_ARADDR + + + + + ARREADY + + + S_AXI_CTRL_ARREADY + + + + + ARVALID + + + S_AXI_CTRL_ARVALID + + + + + AWADDR + + + S_AXI_CTRL_AWADDR + + + + + AWREADY + + + S_AXI_CTRL_AWREADY + + + + + AWVALID + + + S_AXI_CTRL_AWVALID + + + + + BREADY + + + S_AXI_CTRL_BREADY + + + + + BRESP + + + S_AXI_CTRL_BRESP + + + + + BVALID + + + S_AXI_CTRL_BVALID + + + + + RDATA + + + S_AXI_CTRL_RDATA + + + + + RREADY + + + S_AXI_CTRL_RREADY + + + + + RRESP + + + S_AXI_CTRL_RRESP + + + + + RVALID + + + S_AXI_CTRL_RVALID + + + + + WDATA + + + S_AXI_CTRL_WDATA + + + + + WREADY + + + S_AXI_CTRL_WREADY + + + + + WSTRB + + + S_AXI_CTRL_WSTRB + + + + + WVALID + + + S_AXI_CTRL_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + SLMB:SLMB1:SLMB2:SLMB3 + + + ASSOCIATED_RESET + LMB_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.LMB_Rst + Reset + Reset + + + + + + + RST + + + LMB_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + CLK.S_AXI_CTRL_ACLK + S_AXI_CTRL_ACLK + Slave AXI4Lite Control Clock Input + + + + + + + CLK + + + S_AXI_CTRL_ACLK + + + + + + ASSOCIATED_BUSIF + S_AXI_CTRL + + + ASSOCIATED_RESET + S_AXI_CTRL_ARESETN + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.S_AXI_CTRL_ARESETN + S_AXI_CTRL_ARESETN + Slave AXI4Lite Control Reset Input + + + + + + + RST + + + S_AXI_CTRL_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + + + + + SLMB + SLMB memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB1 + SLMB1 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB2 + SLMB2 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB3 + SLMB3 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + S_AXI_CTRL + S_AXI_CTRL memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + ECC Status + ECC Status Register + ECC Status Register + 0x0 + 2 + true + read-write + + 0x0 + + + UE Status + UE Status + Indicates if an uncorrectable error has occurred: + 0 - No uncorrectable error occurred. + 1 - Uncorrectable error occurred, cleared when 1 is written. + + 0 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + CE Status + CE Status + Indicates if a correctable error has occurred: + 0 - No correctable error occurred. + 1 - Correctable error occurred, cleared when 1 is written. + + 1 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + ECC EN IRQ + ECC Interrupt Enable Register + ECC Interrupt Enable Register + 0x4 + 2 + true + read-write + + 0x0 + + + UE EN IRQ + UE Enable Interrupt + Determines effect of ECC Status Register UE bit: + 0 - UE bit is not propagated to interrupt signal. + 1 - UE bit is propagated to interrupt signal. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + CE EN IRQ + CE Enable Interrupt + Determines effect of ECC Status Register CE bit: + 0 - CE bit is not propagated to interrupt signal. + 1 - CE bit is propagated to interrupt signal. + + 1 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + ECC ONOFF + ECC On/Off Register + ECC On/Off Register + 0x8 + 1 + true + read-write + + 1 + + + ON OFF + On/Off + Determines if ECC checking is enabled: + 0 - ECC checking is disabled. + 1 - ECC checking is enabled. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE CNT + Correctable Error Counter Register + Correctable Error Counter Register + 0xC + 1 + true + read-write + + 0 + + + CE CNT + Correctable Error Count + Holds number of correctable errors encountered. + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE FFD + Correctable Error First Failing Data Register + Correctable Error First Failing Data Register + 0x100 + 32 + true + read-only + + 0 + + + CE FFD + Correctable Error First Failing Data + Data of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFE + Correctable Error First Failing ECC Register + Correctable Error First Failing ECC Register + 0x180 + 7 + true + read-only + + 0 + + + CE FFE + Correctable Error First Failing ECC + ECC of the first occurrence of a correctable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFA + Correctable Error First Failing Address Register + Correctable Error First Failing Address Register + 0x1C0 + 32 + true + read-only + + 0 + + + CE FFA + Correctable Error First Failing Address + Address of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFD + Uncorrectable Error First Failing Data Register + Uncorrectable Error First Failing Data Register + 0x200 + 32 + true + read-only + + 0 + + + UE FFD + Uncorrectable Error First Failing Data + Data of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFE + Uncorrectable Error First Failing ECC Register + Uncorrectable Error First Failing ECC Register + 0x280 + 7 + true + read-only + + 0 + + + UE FFE + Uncorrectable Error First Failing ECC + ECC of the first occurrence of an uncorrectable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFA + Uncorrectable Error First Failing Address Register + Uncorrectable Error First Failing Address Register + 0x2C0 + 32 + true + read-only + + 0 + + + UE FFA + Uncorrectable Error First Failing Address + Address of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + FI D + Fault Inject Data Register + Fault Inject Data Register + 0x300 + 32 + true + write-only + + 0 + + + FI D + Fault Inject Data + Bits set to 1 toggle the bits of next data word written. + 0 + 32 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + FI ECC + Fault Inject ECC Register + Fault Inject ECC Register + 0x380 + 7 + true + write-only + + 0 + + + FI ECC + Fault Inject ECC + Bits set to 1 toggle the bits of next ECC written. + 0 + 7 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_Rst + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + LMB1_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl1_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl1_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB2_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl2_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl2_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB3_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl3_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl3_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + BRAM_Rst_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Clk_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Addr_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_EN_A + + out + + + std_logic + dummy_view + + + + + + BRAM_WEN_A + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Dout_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Din_A + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + S_AXI_CTRL_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WSTRB + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_HIGHADDR + LMB BRAM High Address + 0x000000000000FFFF + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000000000 + + + C_NUM_LMB + Number of LMB Ports + 1 + + + C_MASK + SLMB Address Decode Mask + 0x0000000080010000 + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_ECC + Error Correction Code + 0 + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_BRAM_AWIDTH + BRAM Address Bus Width + 32 + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + false + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + false + + + + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_449ac0d2 + 0 + 1 + 2 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_8d6e70ff + 0 + 2 + + + Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000000000 + + + + true + + + + + + C_HIGHADDR + LMB BRAM High Address + 0x000000000000FFFF + + + + true + + + + + + C_MASK + SLMB Address Decode Mask + 0x0000000080010000 + + + + true + + + + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_NUM_LMB + Number of LMB Ports + 1 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + + true + + + + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + + true + + + + + + C_ECC + Error Correction Code + 0 + + + + true + + + + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_S_AXI_CTRL_ACLK_FREQ_HZ + S_AXI_CTRL Clock Frequency + 100000000 + + + + false + + + + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_PROTOCOL + S_AXI_CTRL Protocol + AXI4LITE + + + + false + + + + + + Component_Name + bd_ba6a_ilmb_cntlr_0 + + + + + LMB BRAM Controller + 15 + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_6/bd_ba6a_lmb_bram_I_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_6/bd_ba6a_lmb_bram_I_0.xci new file mode 100644 index 0000000..4e4f0c1 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_6/bd_ba6a_lmb_bram_I_0.xci @@ -0,0 +1,275 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_ba6a_lmb_bram_I_0 + + + 4096 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + BRAM_CTRL + NONE + 65536 + 32 + READ_WRITE + BRAM_CTRL + NONE + 65536 + 32 + READ_WRITE + + 100000000 + 0.000 + 32 + 32 + 1 + 4 + 0 + 1 + 8 + 0 + 0 + 16 + NONE + 0 + 0 + 0 + ./ + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + Estimated Power for IP : 19.660986 mW + virtexuplus + 0 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 0 + 0 + bd_ba6a_lmb_bram_I_0.mem + no_coe_file_loaded + 0 + 0 + 2 + 0 + 1 + 16384 + 16384 + 32 + 32 + 0 + 0 + CE + CE + ALL + 1 + 1 + 1 + 0 + 0 + 0 + 0 + 4 + 4 + 16384 + 16384 + WRITE_FIRST + WRITE_FIRST + 32 + 32 + virtexuplus + 4 + Memory_Slave + AXI4_Full + false + Minimum_Area + false + 8 + NONE + no_coe_file_loaded + ALL + bd_ba6a_lmb_bram_I_0 + false + false + false + false + false + true + false + false + true + Use_ENA_Pin + Use_ENB_Pin + Single_Bit_Error_Injection + false + Native + false + bd_ba6a_lmb_bram_I_0.mem + True_Dual_Port_RAM + WRITE_FIRST + WRITE_FIRST + 0 + 0 + BRAM + 0 + 100 + 100 + 50 + 100 + 100 + 50 + 8kx2 + false + false + 32 + 32 + false + false + false + false + 0 + false + false + CE + CE + SYNC + false + true + false + false + false + true + true + 16384 + 32 + 32 + No_ECC + false + false + false + BRAM_Controller + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 1 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_6/bd_ba6a_lmb_bram_I_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_6/bd_ba6a_lmb_bram_I_0.xml new file mode 100644 index 0000000..596918e --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_6/bd_ba6a_lmb_bram_I_0.xml @@ -0,0 +1,4056 @@ + + + xilinx.com + customized_ip + bd_ba6a_lmb_bram_I_0 + 1.0 + + + CLK.ACLK + ACLK + AXI4 Interconnect Clock Input + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI + + + ASSOCIATED_RESET + s_aresetn + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.ARESETN + ARESETN + AXI4 Interconnect Reset Input + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + AXI_SLAVE_S_AXI + AXI_SLAVE + AXI_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + AXILite_SLAVE_S_AXI + AXILite_SLAVE + AXILite_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + BRAM_PORTA + BRAM_PORTA + BRAM_PORTA + + + + + + + ADDR + + + addra + + + + + CLK + + + clka + + + + + DIN + + + dina + + + + + DOUT + + + douta + + + + + EN + + + ena + + + + + RST + + + rsta + + + + + WE + + + wea + + + + + + MEM_SIZE + 65536 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + BRAM_CTRL + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + BRAM_PORTB + BRAM_PORTB + BRAM_PORTB + + + + + + + ADDR + + + addrb + + + + + CLK + + + clkb + + + + + DIN + + + dinb + + + + + DOUT + + + doutb + + + + + EN + + + enb + + + + + RST + + + rstb + + + + + WE + + + web + + + + + + MEM_SIZE + 65536 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + BRAM_CTRL + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + + + S_1 + + Mem0 + 0 + 4096 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + + + + clka + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rsta + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ena + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regcea + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + wea + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addra + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dina + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + douta + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + clkb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rstb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + enb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regceb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + web + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addrb + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dinb + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + doutb + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + eccpipece + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rdaddrecc + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + sleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + deepsleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + shutdown + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rsta_busy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + rstb_busy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + s_aclk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_wdata + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wstrb + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rdata + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rdaddrecc + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_XDEVICEFAMILY + virtexuplus + + + C_ELABORATION_DIR + ./ + + + C_INTERFACE_TYPE + 0 + + + C_AXI_TYPE + 1 + + + C_AXI_SLAVE_TYPE + 0 + + + C_USE_BRAM_BLOCK + 1 + + + C_ENABLE_32BIT_ADDRESS + 1 + + + C_CTRL_ECC_ALGO + NONE + + + C_HAS_AXI_ID + 0 + + + C_AXI_ID_WIDTH + 4 + + + C_MEM_TYPE + 2 + + + C_BYTE_SIZE + 8 + + + C_ALGORITHM + 1 + + + C_PRIM_TYPE + 1 + + + C_LOAD_INIT_FILE + 0 + + + C_INIT_FILE_NAME + no_coe_file_loaded + + + C_INIT_FILE + bd_ba6a_lmb_bram_I_0.mem + + + C_USE_DEFAULT_DATA + 0 + + + C_DEFAULT_DATA + 0 + + + C_HAS_RSTA + 1 + + + C_RST_PRIORITY_A + CE + + + C_RSTRAM_A + 0 + + + C_INITA_VAL + 0 + + + C_HAS_ENA + 1 + + + C_HAS_REGCEA + 0 + + + C_USE_BYTE_WEA + 1 + + + C_WEA_WIDTH + 4 + + + C_WRITE_MODE_A + WRITE_FIRST + + + C_WRITE_WIDTH_A + 32 + + + C_READ_WIDTH_A + 32 + + + C_WRITE_DEPTH_A + 16384 + + + C_READ_DEPTH_A + 16384 + + + C_ADDRA_WIDTH + 32 + + + C_HAS_RSTB + 1 + + + C_RST_PRIORITY_B + CE + + + C_RSTRAM_B + 0 + + + C_INITB_VAL + 0 + + + C_HAS_ENB + 1 + + + C_HAS_REGCEB + 0 + + + C_USE_BYTE_WEB + 1 + + + C_WEB_WIDTH + 4 + + + C_WRITE_MODE_B + WRITE_FIRST + + + C_WRITE_WIDTH_B + 32 + + + C_READ_WIDTH_B + 32 + + + C_WRITE_DEPTH_B + 16384 + + + C_READ_DEPTH_B + 16384 + + + C_ADDRB_WIDTH + 32 + + + C_HAS_MEM_OUTPUT_REGS_A + 0 + + + C_HAS_MEM_OUTPUT_REGS_B + 0 + + + C_HAS_MUX_OUTPUT_REGS_A + 0 + + + C_HAS_MUX_OUTPUT_REGS_B + 0 + + + C_MUX_PIPELINE_STAGES + 0 + + + C_HAS_SOFTECC_INPUT_REGS_A + 0 + + + C_HAS_SOFTECC_OUTPUT_REGS_B + 0 + + + C_USE_SOFTECC + 0 + + + C_USE_ECC + 0 + + + C_EN_ECC_PIPE + 0 + + + C_HAS_INJECTERR + 0 + + + C_SIM_COLLISION_CHECK + ALL + + + C_COMMON_CLK + 0 + + + C_DISABLE_WARN_BHV_COLL + 0 + + + C_EN_SLEEP_PIN + 0 + + + C_USE_URAM + 0 + + + C_EN_RDADDRA_CHG + 0 + + + C_EN_RDADDRB_CHG + 0 + + + C_EN_DEEPSLEEP_PIN + 0 + + + C_EN_SHUTDOWN_PIN + 0 + + + C_EN_SAFETY_CKT + 1 + + + C_DISABLE_WARN_BHV_RANGE + 0 + + + C_COUNT_36K_BRAM + 16 + + + C_COUNT_18K_BRAM + 0 + + + C_EST_POWER_SUMMARY + Estimated Power for IP : 19.660986 mW + + + + + + choice_list_0132492a + 32 + 64 + 128 + + + choice_list_302d3091 + 16kx1 + 8kx2 + 4kx4 + 2kx9 + 1kx18 + 512x36 + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_6fc15197 + 32 + + + choice_list_89a27b2f + 8 + 9 + + + choice_list_c8df20f0 + NONE + ECCH32-7 + ECCH64-8 + ECCHSIAO32-7 + ECCHSIAO64-8 + ECCHSIAO128-9 + + + choice_list_e9412e2c + BRAM + URAM + + + choice_list_f9a6a28b + Native + + + choice_pairs_1f270a52 + BRAM_Controller + Stand_Alone + + + choice_pairs_246d8066 + WRITE_FIRST + READ_FIRST + + + choice_pairs_2adcaf32 + SYNC + ASYNC + + + choice_pairs_2d73cdeb + Always_Enabled + Use_ENB_Pin + + + choice_pairs_3949ecbf + Always_Enabled + Use_ENA_Pin + + + choice_pairs_3e9ce7ae + Minimum_Area + Low_Power + Fixed_Primitives + + + choice_pairs_44b9b2d1 + ALL + NONE + WARNING_ONLY + GENERATE_X_ONLY + + + choice_pairs_63de7f78 + CE + SR + + + choice_pairs_716d2fba + Single_Bit_Error_Injection + Double_Bit_Error_Injection + Single_and_Double_Bit_Error_Injection + + + choice_pairs_a6697bba + Single_Port_RAM + True_Dual_Port_RAM + Single_Port_ROM + Dual_Port_ROM + + + choice_pairs_b91edaa2 + Memory_Slave + Peripheral_Slave + + + choice_pairs_c1013cbe + No_ECC + Soft_ECC + BuiltIn_ECC + + + choice_pairs_e4c322cb + AXI4_Full + AXI4_Lite + + + The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement. It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write port widths, as well as cores which can perform simultaneous write operations to separate locations, and simultaneous read operations from the same location. For more information on differences in interface and feature support between this core and the Dual Port Block Memory and Single Port Block Memory LogiCOREs, please consult the data sheet. + + + Component_Name + bd_ba6a_lmb_bram_I_0 + + + + true + + + + + + Interface_Type + Native + + + + true + + + + + + AXI_Type + AXI4_Full + + + + true + + + + + + AXI_Slave_Type + Memory_Slave + + + + true + + + + + + Use_AXI_ID + false + + + + false + + + + + + AXI_ID_Width + 4 + + + + false + + + + + + Memory_Type + True_Dual_Port_RAM + + + + true + + + + + + PRIM_type_to_Implement + BRAM + + + + true + + + + + + Enable_32bit_Address + true + + + + true + + + + + + ecctype + No_ECC + + + + false + + + + + + ECC + false + + + + false + + + + + + softecc + false + + + + false + + + + + + EN_SLEEP_PIN + false + + + + true + + + + + + EN_DEEPSLEEP_PIN + false + + + + false + + + + + + EN_SHUTDOWN_PIN + false + + + + false + + + + + + EN_ECC_PIPE + false + + + + false + + + + + + RD_ADDR_CHNG_A + false + + + + false + + + + + + RD_ADDR_CHNG_B + false + + + + false + + + + + + Use_Error_Injection_Pins + false + + + + false + + + + + + Error_Injection_Type + Single_Bit_Error_Injection + + + + false + + + + + + Use_Byte_Write_Enable + true + + + + false + + + + + + Byte_Size + 8 + + + + false + + + + + + Algorithm + Minimum_Area + + + + false + + + + + + Primitive + 8kx2 + + + + false + + + + + + Assume_Synchronous_Clk + false + + + + true + + + + + + Write_Width_A + 32 + + + + true + + + + + + Write_Depth_A + 16384 + + + + true + + + + + + Read_Width_A + 32 + + + + true + + + + + + Operating_Mode_A + WRITE_FIRST + + + + true + + + + + + Enable_A + Use_ENA_Pin + + + + false + + + + + + Write_Width_B + 32 + + + + true + + + + + + Read_Width_B + 32 + + + + true + + + + + + Operating_Mode_B + WRITE_FIRST + + + + true + + + + + + Enable_B + Use_ENB_Pin + + + + true + + + + + + Register_PortA_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortA_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEA_Pin + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortB_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEB_Pin + false + + + + false + + + + + + register_porta_input_of_softecc + false + + + + false + + + + + + register_portb_output_of_softecc + false + + + + false + + + + + + Pipeline_Stages + 0 + + + + false + + + + + + Load_Init_File + false + + + + false + + + + + + Coe_File + no_coe_file_loaded + + + + false + + + + + + Fill_Remaining_Memory_Locations + false + + + + false + + + + + + Remaining_Memory_Locations + 0 + + + + false + + + + + + Use_RSTA_Pin + true + + + + true + + + + + + Reset_Memory_Latch_A + false + + + + false + + + + + + Reset_Priority_A + CE + + + + false + + + + + + Output_Reset_Value_A + 0 + + + + true + + + + + + Use_RSTB_Pin + true + + + + true + + + + + + Reset_Memory_Latch_B + false + + + + false + + + + + + Reset_Priority_B + CE + + + + true + + + + + + Output_Reset_Value_B + 0 + + + + true + + + + + + Reset_Type + SYNC + + + + false + + + + + + Additional_Inputs_for_Power_Estimation + false + + + + true + + + + + + Port_A_Clock + 100 + + + + true + + + + + + Port_A_Write_Rate + 50 + + + + true + + + + + + Port_B_Clock + 100 + + + + true + + + + + + Port_B_Write_Rate + 50 + + + + true + + + + + + Port_A_Enable_Rate + 100 + + + + true + + + + + + Port_B_Enable_Rate + 100 + + + + true + + + + + + Collision_Warnings + ALL + + + + false + + + + + + Disable_Collision_Warnings + false + + + + false + + + + + + Disable_Out_of_Range_Warnings + false + + + + false + + + + + + use_bram_block + BRAM_Controller + + + + true + + + + + + MEM_FILE + bd_ba6a_lmb_bram_I_0.mem + + + + true + + + + + + CTRL_ECC_ALGO + NONE + + + + true + + + + + + EN_SAFETY_CKT + true + + + + true + + + + + + + + Block Memory Generator + + XPM_MEMORY + + 1 + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_7/bd_ba6a_second_dlmb_cntlr_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_7/bd_ba6a_second_dlmb_cntlr_0.xci new file mode 100644 index 0000000..cb44116 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_7/bd_ba6a_second_dlmb_cntlr_0.xci @@ -0,0 +1,152 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_ba6a_second_dlmb_cntlr_0 + + + NONE + 32768 + 32 + + + 100000000 + 0.000 + + 100000000 + 0.000 + 1 + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 0x0000000000010000 + 32 + 0 + 0 + 0 + 0 + 1 + 0 + virtexuplus + 0 + 0x0000000000017FFF + 0 + 32 + 32 + 0x00000000C0010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 32 + 32 + 0 + 2 + 0x0000000000010000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0x0000000000017FFF + 0 + 32 + 32 + 0x00000000C0010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 100000000 + 32 + 32 + AXI4LITE + 0 + 2 + bd_ba6a_second_dlmb_cntlr_0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 15 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_7/bd_ba6a_second_dlmb_cntlr_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_7/bd_ba6a_second_dlmb_cntlr_0.xml new file mode 100644 index 0000000..890467d --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_7/bd_ba6a_second_dlmb_cntlr_0.xml @@ -0,0 +1,3874 @@ + + + xilinx.com + customized_ip + bd_ba6a_second_dlmb_cntlr_0 + 1.0 + + + INTERRUPT.INTERRUPT + Interrupt + Interrupt output + + + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + SUGGESTED_PRIORITY + HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + SLMB + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + SLMB1 + SLMB1 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB1_ABus + + + + + ADDRSTROBE + + + LMB1_AddrStrobe + + + + + BE + + + LMB1_BE + + + + + CE + + + Sl1_CE + + + + + READDBUS + + + Sl1_DBus + + + + + READSTROBE + + + LMB1_ReadStrobe + + + + + READY + + + Sl1_Ready + + + + + UE + + + Sl1_UE + + + + + WAIT + + + Sl1_Wait + + + + + WRITEDBUS + + + LMB1_WriteDBus + + + + + WRITESTROBE + + + LMB1_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB2 + SLMB2 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB2_ABus + + + + + ADDRSTROBE + + + LMB2_AddrStrobe + + + + + BE + + + LMB2_BE + + + + + CE + + + Sl2_CE + + + + + READDBUS + + + Sl2_DBus + + + + + READSTROBE + + + LMB2_ReadStrobe + + + + + READY + + + Sl2_Ready + + + + + UE + + + Sl2_UE + + + + + WAIT + + + Sl2_Wait + + + + + WRITEDBUS + + + LMB2_WriteDBus + + + + + WRITESTROBE + + + LMB2_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB3 + SLMB3 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB3_ABus + + + + + ADDRSTROBE + + + LMB3_AddrStrobe + + + + + BE + + + LMB3_BE + + + + + CE + + + Sl3_CE + + + + + READDBUS + + + Sl3_DBus + + + + + READSTROBE + + + LMB3_ReadStrobe + + + + + READY + + + Sl3_Ready + + + + + UE + + + Sl3_UE + + + + + WAIT + + + Sl3_Wait + + + + + WRITEDBUS + + + LMB3_WriteDBus + + + + + WRITESTROBE + + + LMB3_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + BRAM_PORT + BRAM_PORT + Data Processor Local Bus + + + + + + + ADDR + + + BRAM_Addr_A + + + + + CLK + + + BRAM_Clk_A + + + + + DIN + + + BRAM_Dout_A + + + + + DOUT + + + BRAM_Din_A + + + + + EN + + + BRAM_EN_A + + + + + RST + + + BRAM_Rst_A + + + + + WE + + + BRAM_WEN_A + + + + + + MEM_SIZE + 32768 + + + MASTER_TYPE + BRAM_CTRL + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + S_AXI_CTRL + S_AXI_CTRL + Slave AXI4Lite Control + + + + + + + + + ARADDR + + + S_AXI_CTRL_ARADDR + + + + + ARREADY + + + S_AXI_CTRL_ARREADY + + + + + ARVALID + + + S_AXI_CTRL_ARVALID + + + + + AWADDR + + + S_AXI_CTRL_AWADDR + + + + + AWREADY + + + S_AXI_CTRL_AWREADY + + + + + AWVALID + + + S_AXI_CTRL_AWVALID + + + + + BREADY + + + S_AXI_CTRL_BREADY + + + + + BRESP + + + S_AXI_CTRL_BRESP + + + + + BVALID + + + S_AXI_CTRL_BVALID + + + + + RDATA + + + S_AXI_CTRL_RDATA + + + + + RREADY + + + S_AXI_CTRL_RREADY + + + + + RRESP + + + S_AXI_CTRL_RRESP + + + + + RVALID + + + S_AXI_CTRL_RVALID + + + + + WDATA + + + S_AXI_CTRL_WDATA + + + + + WREADY + + + S_AXI_CTRL_WREADY + + + + + WSTRB + + + S_AXI_CTRL_WSTRB + + + + + WVALID + + + S_AXI_CTRL_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + SLMB:SLMB1:SLMB2:SLMB3 + + + ASSOCIATED_RESET + LMB_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.LMB_Rst + Reset + Reset + + + + + + + RST + + + LMB_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + CLK.S_AXI_CTRL_ACLK + S_AXI_CTRL_ACLK + Slave AXI4Lite Control Clock Input + + + + + + + CLK + + + S_AXI_CTRL_ACLK + + + + + + ASSOCIATED_BUSIF + S_AXI_CTRL + + + ASSOCIATED_RESET + S_AXI_CTRL_ARESETN + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.S_AXI_CTRL_ARESETN + S_AXI_CTRL_ARESETN + Slave AXI4Lite Control Reset Input + + + + + + + RST + + + S_AXI_CTRL_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + + + + + SLMB + SLMB memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB1 + SLMB1 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB2 + SLMB2 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB3 + SLMB3 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + S_AXI_CTRL + S_AXI_CTRL memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + ECC Status + ECC Status Register + ECC Status Register + 0x0 + 2 + true + read-write + + 0x0 + + + UE Status + UE Status + Indicates if an uncorrectable error has occurred: + 0 - No uncorrectable error occurred. + 1 - Uncorrectable error occurred, cleared when 1 is written. + + 0 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + CE Status + CE Status + Indicates if a correctable error has occurred: + 0 - No correctable error occurred. + 1 - Correctable error occurred, cleared when 1 is written. + + 1 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + ECC EN IRQ + ECC Interrupt Enable Register + ECC Interrupt Enable Register + 0x4 + 2 + true + read-write + + 0x0 + + + UE EN IRQ + UE Enable Interrupt + Determines effect of ECC Status Register UE bit: + 0 - UE bit is not propagated to interrupt signal. + 1 - UE bit is propagated to interrupt signal. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + CE EN IRQ + CE Enable Interrupt + Determines effect of ECC Status Register CE bit: + 0 - CE bit is not propagated to interrupt signal. + 1 - CE bit is propagated to interrupt signal. + + 1 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + ECC ONOFF + ECC On/Off Register + ECC On/Off Register + 0x8 + 1 + true + read-write + + 1 + + + ON OFF + On/Off + Determines if ECC checking is enabled: + 0 - ECC checking is disabled. + 1 - ECC checking is enabled. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE CNT + Correctable Error Counter Register + Correctable Error Counter Register + 0xC + 1 + true + read-write + + 0 + + + CE CNT + Correctable Error Count + Holds number of correctable errors encountered. + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE FFD + Correctable Error First Failing Data Register + Correctable Error First Failing Data Register + 0x100 + 32 + true + read-only + + 0 + + + CE FFD + Correctable Error First Failing Data + Data of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFE + Correctable Error First Failing ECC Register + Correctable Error First Failing ECC Register + 0x180 + 7 + true + read-only + + 0 + + + CE FFE + Correctable Error First Failing ECC + ECC of the first occurrence of a correctable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFA + Correctable Error First Failing Address Register + Correctable Error First Failing Address Register + 0x1C0 + 32 + true + read-only + + 0 + + + CE FFA + Correctable Error First Failing Address + Address of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFD + Uncorrectable Error First Failing Data Register + Uncorrectable Error First Failing Data Register + 0x200 + 32 + true + read-only + + 0 + + + UE FFD + Uncorrectable Error First Failing Data + Data of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFE + Uncorrectable Error First Failing ECC Register + Uncorrectable Error First Failing ECC Register + 0x280 + 7 + true + read-only + + 0 + + + UE FFE + Uncorrectable Error First Failing ECC + ECC of the first occurrence of an uncorrectable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFA + Uncorrectable Error First Failing Address Register + Uncorrectable Error First Failing Address Register + 0x2C0 + 32 + true + read-only + + 0 + + + UE FFA + Uncorrectable Error First Failing Address + Address of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + FI D + Fault Inject Data Register + Fault Inject Data Register + 0x300 + 32 + true + write-only + + 0 + + + FI D + Fault Inject Data + Bits set to 1 toggle the bits of next data word written. + 0 + 32 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + FI ECC + Fault Inject ECC Register + Fault Inject ECC Register + 0x380 + 7 + true + write-only + + 0 + + + FI ECC + Fault Inject ECC + Bits set to 1 toggle the bits of next ECC written. + 0 + 7 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_Rst + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + LMB1_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl1_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl1_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB2_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl2_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl2_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB3_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl3_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl3_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + BRAM_Rst_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Clk_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Addr_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_EN_A + + out + + + std_logic + dummy_view + + + + + + BRAM_WEN_A + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Dout_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Din_A + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + S_AXI_CTRL_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WSTRB + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_HIGHADDR + LMB BRAM High Address + 0x0000000000017FFF + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000010000 + + + C_NUM_LMB + Number of LMB Ports + 1 + + + C_MASK + SLMB Address Decode Mask + 0x00000000C0010000 + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_ECC + Error Correction Code + 0 + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_BRAM_AWIDTH + BRAM Address Bus Width + 32 + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + false + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + false + + + + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_449ac0d2 + 0 + 1 + 2 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_8d6e70ff + 0 + 2 + + + Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000010000 + + + + true + + + + + + C_HIGHADDR + LMB BRAM High Address + 0x0000000000017FFF + + + + true + + + + + + C_MASK + SLMB Address Decode Mask + 0x00000000C0010000 + + + + true + + + + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_NUM_LMB + Number of LMB Ports + 1 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + + true + + + + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + + true + + + + + + C_ECC + Error Correction Code + 0 + + + + true + + + + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_S_AXI_CTRL_ACLK_FREQ_HZ + S_AXI_CTRL Clock Frequency + 100000000 + + + + false + + + + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_PROTOCOL + S_AXI_CTRL Protocol + AXI4LITE + + + + false + + + + + + Component_Name + bd_ba6a_second_dlmb_cntlr_0 + + + + + LMB BRAM Controller + 15 + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_8/bd_ba6a_second_ilmb_cntlr_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_8/bd_ba6a_second_ilmb_cntlr_0.xci new file mode 100644 index 0000000..9019caf --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_8/bd_ba6a_second_ilmb_cntlr_0.xci @@ -0,0 +1,152 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_ba6a_second_ilmb_cntlr_0 + + + NONE + 32768 + 32 + + + 100000000 + 0.000 + + 100000000 + 0.000 + 1 + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 0x0000000000010000 + 32 + 0 + 0 + 0 + 0 + 1 + 0 + virtexuplus + 0 + 0x0000000000017FFF + 0 + 32 + 32 + 0x0000000080010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 32 + 32 + 0 + 2 + 0x0000000000010000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0x0000000000017FFF + 0 + 32 + 32 + 0x0000000080010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 100000000 + 32 + 32 + AXI4LITE + 0 + 2 + bd_ba6a_second_ilmb_cntlr_0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 15 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_8/bd_ba6a_second_ilmb_cntlr_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_8/bd_ba6a_second_ilmb_cntlr_0.xml new file mode 100644 index 0000000..e246cb6 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_8/bd_ba6a_second_ilmb_cntlr_0.xml @@ -0,0 +1,3874 @@ + + + xilinx.com + customized_ip + bd_ba6a_second_ilmb_cntlr_0 + 1.0 + + + INTERRUPT.INTERRUPT + Interrupt + Interrupt output + + + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + SUGGESTED_PRIORITY + HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + SLMB + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + SLMB1 + SLMB1 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB1_ABus + + + + + ADDRSTROBE + + + LMB1_AddrStrobe + + + + + BE + + + LMB1_BE + + + + + CE + + + Sl1_CE + + + + + READDBUS + + + Sl1_DBus + + + + + READSTROBE + + + LMB1_ReadStrobe + + + + + READY + + + Sl1_Ready + + + + + UE + + + Sl1_UE + + + + + WAIT + + + Sl1_Wait + + + + + WRITEDBUS + + + LMB1_WriteDBus + + + + + WRITESTROBE + + + LMB1_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB2 + SLMB2 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB2_ABus + + + + + ADDRSTROBE + + + LMB2_AddrStrobe + + + + + BE + + + LMB2_BE + + + + + CE + + + Sl2_CE + + + + + READDBUS + + + Sl2_DBus + + + + + READSTROBE + + + LMB2_ReadStrobe + + + + + READY + + + Sl2_Ready + + + + + UE + + + Sl2_UE + + + + + WAIT + + + Sl2_Wait + + + + + WRITEDBUS + + + LMB2_WriteDBus + + + + + WRITESTROBE + + + LMB2_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB3 + SLMB3 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB3_ABus + + + + + ADDRSTROBE + + + LMB3_AddrStrobe + + + + + BE + + + LMB3_BE + + + + + CE + + + Sl3_CE + + + + + READDBUS + + + Sl3_DBus + + + + + READSTROBE + + + LMB3_ReadStrobe + + + + + READY + + + Sl3_Ready + + + + + UE + + + Sl3_UE + + + + + WAIT + + + Sl3_Wait + + + + + WRITEDBUS + + + LMB3_WriteDBus + + + + + WRITESTROBE + + + LMB3_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + BRAM_PORT + BRAM_PORT + Data Processor Local Bus + + + + + + + ADDR + + + BRAM_Addr_A + + + + + CLK + + + BRAM_Clk_A + + + + + DIN + + + BRAM_Dout_A + + + + + DOUT + + + BRAM_Din_A + + + + + EN + + + BRAM_EN_A + + + + + RST + + + BRAM_Rst_A + + + + + WE + + + BRAM_WEN_A + + + + + + MEM_SIZE + 32768 + + + MASTER_TYPE + BRAM_CTRL + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + S_AXI_CTRL + S_AXI_CTRL + Slave AXI4Lite Control + + + + + + + + + ARADDR + + + S_AXI_CTRL_ARADDR + + + + + ARREADY + + + S_AXI_CTRL_ARREADY + + + + + ARVALID + + + S_AXI_CTRL_ARVALID + + + + + AWADDR + + + S_AXI_CTRL_AWADDR + + + + + AWREADY + + + S_AXI_CTRL_AWREADY + + + + + AWVALID + + + S_AXI_CTRL_AWVALID + + + + + BREADY + + + S_AXI_CTRL_BREADY + + + + + BRESP + + + S_AXI_CTRL_BRESP + + + + + BVALID + + + S_AXI_CTRL_BVALID + + + + + RDATA + + + S_AXI_CTRL_RDATA + + + + + RREADY + + + S_AXI_CTRL_RREADY + + + + + RRESP + + + S_AXI_CTRL_RRESP + + + + + RVALID + + + S_AXI_CTRL_RVALID + + + + + WDATA + + + S_AXI_CTRL_WDATA + + + + + WREADY + + + S_AXI_CTRL_WREADY + + + + + WSTRB + + + S_AXI_CTRL_WSTRB + + + + + WVALID + + + S_AXI_CTRL_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + SLMB:SLMB1:SLMB2:SLMB3 + + + ASSOCIATED_RESET + LMB_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.LMB_Rst + Reset + Reset + + + + + + + RST + + + LMB_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + CLK.S_AXI_CTRL_ACLK + S_AXI_CTRL_ACLK + Slave AXI4Lite Control Clock Input + + + + + + + CLK + + + S_AXI_CTRL_ACLK + + + + + + ASSOCIATED_BUSIF + S_AXI_CTRL + + + ASSOCIATED_RESET + S_AXI_CTRL_ARESETN + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.S_AXI_CTRL_ARESETN + S_AXI_CTRL_ARESETN + Slave AXI4Lite Control Reset Input + + + + + + + RST + + + S_AXI_CTRL_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + + + + + SLMB + SLMB memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB1 + SLMB1 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB2 + SLMB2 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB3 + SLMB3 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + S_AXI_CTRL + S_AXI_CTRL memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + ECC Status + ECC Status Register + ECC Status Register + 0x0 + 2 + true + read-write + + 0x0 + + + UE Status + UE Status + Indicates if an uncorrectable error has occurred: + 0 - No uncorrectable error occurred. + 1 - Uncorrectable error occurred, cleared when 1 is written. + + 0 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + CE Status + CE Status + Indicates if a correctable error has occurred: + 0 - No correctable error occurred. + 1 - Correctable error occurred, cleared when 1 is written. + + 1 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + ECC EN IRQ + ECC Interrupt Enable Register + ECC Interrupt Enable Register + 0x4 + 2 + true + read-write + + 0x0 + + + UE EN IRQ + UE Enable Interrupt + Determines effect of ECC Status Register UE bit: + 0 - UE bit is not propagated to interrupt signal. + 1 - UE bit is propagated to interrupt signal. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + CE EN IRQ + CE Enable Interrupt + Determines effect of ECC Status Register CE bit: + 0 - CE bit is not propagated to interrupt signal. + 1 - CE bit is propagated to interrupt signal. + + 1 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + ECC ONOFF + ECC On/Off Register + ECC On/Off Register + 0x8 + 1 + true + read-write + + 1 + + + ON OFF + On/Off + Determines if ECC checking is enabled: + 0 - ECC checking is disabled. + 1 - ECC checking is enabled. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE CNT + Correctable Error Counter Register + Correctable Error Counter Register + 0xC + 1 + true + read-write + + 0 + + + CE CNT + Correctable Error Count + Holds number of correctable errors encountered. + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE FFD + Correctable Error First Failing Data Register + Correctable Error First Failing Data Register + 0x100 + 32 + true + read-only + + 0 + + + CE FFD + Correctable Error First Failing Data + Data of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFE + Correctable Error First Failing ECC Register + Correctable Error First Failing ECC Register + 0x180 + 7 + true + read-only + + 0 + + + CE FFE + Correctable Error First Failing ECC + ECC of the first occurrence of a correctable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFA + Correctable Error First Failing Address Register + Correctable Error First Failing Address Register + 0x1C0 + 32 + true + read-only + + 0 + + + CE FFA + Correctable Error First Failing Address + Address of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFD + Uncorrectable Error First Failing Data Register + Uncorrectable Error First Failing Data Register + 0x200 + 32 + true + read-only + + 0 + + + UE FFD + Uncorrectable Error First Failing Data + Data of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFE + Uncorrectable Error First Failing ECC Register + Uncorrectable Error First Failing ECC Register + 0x280 + 7 + true + read-only + + 0 + + + UE FFE + Uncorrectable Error First Failing ECC + ECC of the first occurrence of an uncorrectable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFA + Uncorrectable Error First Failing Address Register + Uncorrectable Error First Failing Address Register + 0x2C0 + 32 + true + read-only + + 0 + + + UE FFA + Uncorrectable Error First Failing Address + Address of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + FI D + Fault Inject Data Register + Fault Inject Data Register + 0x300 + 32 + true + write-only + + 0 + + + FI D + Fault Inject Data + Bits set to 1 toggle the bits of next data word written. + 0 + 32 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + FI ECC + Fault Inject ECC Register + Fault Inject ECC Register + 0x380 + 7 + true + write-only + + 0 + + + FI ECC + Fault Inject ECC + Bits set to 1 toggle the bits of next ECC written. + 0 + 7 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_Rst + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + LMB1_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl1_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl1_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB2_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl2_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl2_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB3_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl3_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl3_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + BRAM_Rst_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Clk_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Addr_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_EN_A + + out + + + std_logic + dummy_view + + + + + + BRAM_WEN_A + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Dout_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Din_A + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + S_AXI_CTRL_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WSTRB + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_HIGHADDR + LMB BRAM High Address + 0x0000000000017FFF + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000010000 + + + C_NUM_LMB + Number of LMB Ports + 1 + + + C_MASK + SLMB Address Decode Mask + 0x0000000080010000 + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_ECC + Error Correction Code + 0 + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_BRAM_AWIDTH + BRAM Address Bus Width + 32 + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + false + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + false + + + + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_449ac0d2 + 0 + 1 + 2 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_8d6e70ff + 0 + 2 + + + Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000010000 + + + + true + + + + + + C_HIGHADDR + LMB BRAM High Address + 0x0000000000017FFF + + + + true + + + + + + C_MASK + SLMB Address Decode Mask + 0x0000000080010000 + + + + true + + + + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_NUM_LMB + Number of LMB Ports + 1 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + + true + + + + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + + true + + + + + + C_ECC + Error Correction Code + 0 + + + + true + + + + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_S_AXI_CTRL_ACLK_FREQ_HZ + S_AXI_CTRL Clock Frequency + 100000000 + + + + false + + + + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_PROTOCOL + S_AXI_CTRL Protocol + AXI4LITE + + + + false + + + + + + Component_Name + bd_ba6a_second_ilmb_cntlr_0 + + + + + LMB BRAM Controller + 15 + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_9/bd_ba6a_second_lmb_bram_I_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_9/bd_ba6a_second_lmb_bram_I_0.xci new file mode 100644 index 0000000..37d2230 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_9/bd_ba6a_second_lmb_bram_I_0.xci @@ -0,0 +1,275 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_ba6a_second_lmb_bram_I_0 + + + 4096 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + BRAM_CTRL + NONE + 32768 + 32 + READ_WRITE + BRAM_CTRL + NONE + 32768 + 32 + READ_WRITE + + 100000000 + 0.000 + 32 + 32 + 1 + 4 + 0 + 1 + 8 + 0 + 0 + 8 + NONE + 0 + 0 + 0 + ./ + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + Estimated Power for IP : 17.246228 mW + virtexuplus + 0 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 0 + 0 + bd_ba6a_second_lmb_bram_I_0.mem + no_coe_file_loaded + 0 + 0 + 2 + 0 + 1 + 8192 + 8192 + 32 + 32 + 0 + 0 + CE + CE + ALL + 1 + 1 + 1 + 0 + 0 + 0 + 0 + 4 + 4 + 8192 + 8192 + WRITE_FIRST + WRITE_FIRST + 32 + 32 + virtexuplus + 4 + Memory_Slave + AXI4_Full + false + Minimum_Area + false + 8 + NONE + no_coe_file_loaded + ALL + bd_ba6a_second_lmb_bram_I_0 + false + false + false + false + false + true + false + false + true + Use_ENA_Pin + Use_ENB_Pin + Single_Bit_Error_Injection + false + Native + false + bd_ba6a_second_lmb_bram_I_0.mem + True_Dual_Port_RAM + WRITE_FIRST + WRITE_FIRST + 0 + 0 + BRAM + 0 + 100 + 100 + 50 + 100 + 100 + 50 + 8kx2 + false + false + 32 + 32 + false + false + false + false + 0 + false + false + CE + CE + SYNC + false + true + false + false + false + true + true + 8192 + 32 + 32 + No_ECC + false + false + false + BRAM_Controller + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 1 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_9/bd_ba6a_second_lmb_bram_I_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_9/bd_ba6a_second_lmb_bram_I_0.xml new file mode 100644 index 0000000..b763776 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_9/bd_ba6a_second_lmb_bram_I_0.xml @@ -0,0 +1,4056 @@ + + + xilinx.com + customized_ip + bd_ba6a_second_lmb_bram_I_0 + 1.0 + + + CLK.ACLK + ACLK + AXI4 Interconnect Clock Input + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI + + + ASSOCIATED_RESET + s_aresetn + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.ARESETN + ARESETN + AXI4 Interconnect Reset Input + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + AXI_SLAVE_S_AXI + AXI_SLAVE + AXI_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + AXILite_SLAVE_S_AXI + AXILite_SLAVE + AXILite_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + BRAM_PORTA + BRAM_PORTA + BRAM_PORTA + + + + + + + ADDR + + + addra + + + + + CLK + + + clka + + + + + DIN + + + dina + + + + + DOUT + + + douta + + + + + EN + + + ena + + + + + RST + + + rsta + + + + + WE + + + wea + + + + + + MEM_SIZE + 32768 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + BRAM_CTRL + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + BRAM_PORTB + BRAM_PORTB + BRAM_PORTB + + + + + + + ADDR + + + addrb + + + + + CLK + + + clkb + + + + + DIN + + + dinb + + + + + DOUT + + + doutb + + + + + EN + + + enb + + + + + RST + + + rstb + + + + + WE + + + web + + + + + + MEM_SIZE + 32768 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + BRAM_CTRL + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + + + S_1 + + Mem0 + 0 + 4096 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + + + + clka + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rsta + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ena + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regcea + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + wea + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addra + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dina + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + douta + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + clkb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rstb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + enb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regceb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + web + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addrb + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dinb + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + doutb + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + eccpipece + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rdaddrecc + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + sleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + deepsleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + shutdown + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rsta_busy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + rstb_busy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + s_aclk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_wdata + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wstrb + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rdata + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rdaddrecc + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_XDEVICEFAMILY + virtexuplus + + + C_ELABORATION_DIR + ./ + + + C_INTERFACE_TYPE + 0 + + + C_AXI_TYPE + 1 + + + C_AXI_SLAVE_TYPE + 0 + + + C_USE_BRAM_BLOCK + 1 + + + C_ENABLE_32BIT_ADDRESS + 1 + + + C_CTRL_ECC_ALGO + NONE + + + C_HAS_AXI_ID + 0 + + + C_AXI_ID_WIDTH + 4 + + + C_MEM_TYPE + 2 + + + C_BYTE_SIZE + 8 + + + C_ALGORITHM + 1 + + + C_PRIM_TYPE + 1 + + + C_LOAD_INIT_FILE + 0 + + + C_INIT_FILE_NAME + no_coe_file_loaded + + + C_INIT_FILE + bd_ba6a_second_lmb_bram_I_0.mem + + + C_USE_DEFAULT_DATA + 0 + + + C_DEFAULT_DATA + 0 + + + C_HAS_RSTA + 1 + + + C_RST_PRIORITY_A + CE + + + C_RSTRAM_A + 0 + + + C_INITA_VAL + 0 + + + C_HAS_ENA + 1 + + + C_HAS_REGCEA + 0 + + + C_USE_BYTE_WEA + 1 + + + C_WEA_WIDTH + 4 + + + C_WRITE_MODE_A + WRITE_FIRST + + + C_WRITE_WIDTH_A + 32 + + + C_READ_WIDTH_A + 32 + + + C_WRITE_DEPTH_A + 8192 + + + C_READ_DEPTH_A + 8192 + + + C_ADDRA_WIDTH + 32 + + + C_HAS_RSTB + 1 + + + C_RST_PRIORITY_B + CE + + + C_RSTRAM_B + 0 + + + C_INITB_VAL + 0 + + + C_HAS_ENB + 1 + + + C_HAS_REGCEB + 0 + + + C_USE_BYTE_WEB + 1 + + + C_WEB_WIDTH + 4 + + + C_WRITE_MODE_B + WRITE_FIRST + + + C_WRITE_WIDTH_B + 32 + + + C_READ_WIDTH_B + 32 + + + C_WRITE_DEPTH_B + 8192 + + + C_READ_DEPTH_B + 8192 + + + C_ADDRB_WIDTH + 32 + + + C_HAS_MEM_OUTPUT_REGS_A + 0 + + + C_HAS_MEM_OUTPUT_REGS_B + 0 + + + C_HAS_MUX_OUTPUT_REGS_A + 0 + + + C_HAS_MUX_OUTPUT_REGS_B + 0 + + + C_MUX_PIPELINE_STAGES + 0 + + + C_HAS_SOFTECC_INPUT_REGS_A + 0 + + + C_HAS_SOFTECC_OUTPUT_REGS_B + 0 + + + C_USE_SOFTECC + 0 + + + C_USE_ECC + 0 + + + C_EN_ECC_PIPE + 0 + + + C_HAS_INJECTERR + 0 + + + C_SIM_COLLISION_CHECK + ALL + + + C_COMMON_CLK + 0 + + + C_DISABLE_WARN_BHV_COLL + 0 + + + C_EN_SLEEP_PIN + 0 + + + C_USE_URAM + 0 + + + C_EN_RDADDRA_CHG + 0 + + + C_EN_RDADDRB_CHG + 0 + + + C_EN_DEEPSLEEP_PIN + 0 + + + C_EN_SHUTDOWN_PIN + 0 + + + C_EN_SAFETY_CKT + 1 + + + C_DISABLE_WARN_BHV_RANGE + 0 + + + C_COUNT_36K_BRAM + 8 + + + C_COUNT_18K_BRAM + 0 + + + C_EST_POWER_SUMMARY + Estimated Power for IP : 17.246228 mW + + + + + + choice_list_0132492a + 32 + 64 + 128 + + + choice_list_302d3091 + 16kx1 + 8kx2 + 4kx4 + 2kx9 + 1kx18 + 512x36 + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_6fc15197 + 32 + + + choice_list_89a27b2f + 8 + 9 + + + choice_list_c8df20f0 + NONE + ECCH32-7 + ECCH64-8 + ECCHSIAO32-7 + ECCHSIAO64-8 + ECCHSIAO128-9 + + + choice_list_e9412e2c + BRAM + URAM + + + choice_list_f9a6a28b + Native + + + choice_pairs_1f270a52 + BRAM_Controller + Stand_Alone + + + choice_pairs_246d8066 + WRITE_FIRST + READ_FIRST + + + choice_pairs_2adcaf32 + SYNC + ASYNC + + + choice_pairs_2d73cdeb + Always_Enabled + Use_ENB_Pin + + + choice_pairs_3949ecbf + Always_Enabled + Use_ENA_Pin + + + choice_pairs_3e9ce7ae + Minimum_Area + Low_Power + Fixed_Primitives + + + choice_pairs_44b9b2d1 + ALL + NONE + WARNING_ONLY + GENERATE_X_ONLY + + + choice_pairs_63de7f78 + CE + SR + + + choice_pairs_716d2fba + Single_Bit_Error_Injection + Double_Bit_Error_Injection + Single_and_Double_Bit_Error_Injection + + + choice_pairs_a6697bba + Single_Port_RAM + True_Dual_Port_RAM + Single_Port_ROM + Dual_Port_ROM + + + choice_pairs_b91edaa2 + Memory_Slave + Peripheral_Slave + + + choice_pairs_c1013cbe + No_ECC + Soft_ECC + BuiltIn_ECC + + + choice_pairs_e4c322cb + AXI4_Full + AXI4_Lite + + + The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement. It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write port widths, as well as cores which can perform simultaneous write operations to separate locations, and simultaneous read operations from the same location. For more information on differences in interface and feature support between this core and the Dual Port Block Memory and Single Port Block Memory LogiCOREs, please consult the data sheet. + + + Component_Name + bd_ba6a_second_lmb_bram_I_0 + + + + true + + + + + + Interface_Type + Native + + + + true + + + + + + AXI_Type + AXI4_Full + + + + true + + + + + + AXI_Slave_Type + Memory_Slave + + + + true + + + + + + Use_AXI_ID + false + + + + false + + + + + + AXI_ID_Width + 4 + + + + false + + + + + + Memory_Type + True_Dual_Port_RAM + + + + true + + + + + + PRIM_type_to_Implement + BRAM + + + + true + + + + + + Enable_32bit_Address + true + + + + true + + + + + + ecctype + No_ECC + + + + false + + + + + + ECC + false + + + + false + + + + + + softecc + false + + + + false + + + + + + EN_SLEEP_PIN + false + + + + true + + + + + + EN_DEEPSLEEP_PIN + false + + + + false + + + + + + EN_SHUTDOWN_PIN + false + + + + false + + + + + + EN_ECC_PIPE + false + + + + false + + + + + + RD_ADDR_CHNG_A + false + + + + false + + + + + + RD_ADDR_CHNG_B + false + + + + false + + + + + + Use_Error_Injection_Pins + false + + + + false + + + + + + Error_Injection_Type + Single_Bit_Error_Injection + + + + false + + + + + + Use_Byte_Write_Enable + true + + + + false + + + + + + Byte_Size + 8 + + + + false + + + + + + Algorithm + Minimum_Area + + + + false + + + + + + Primitive + 8kx2 + + + + false + + + + + + Assume_Synchronous_Clk + false + + + + true + + + + + + Write_Width_A + 32 + + + + true + + + + + + Write_Depth_A + 8192 + + + + true + + + + + + Read_Width_A + 32 + + + + true + + + + + + Operating_Mode_A + WRITE_FIRST + + + + true + + + + + + Enable_A + Use_ENA_Pin + + + + false + + + + + + Write_Width_B + 32 + + + + true + + + + + + Read_Width_B + 32 + + + + true + + + + + + Operating_Mode_B + WRITE_FIRST + + + + true + + + + + + Enable_B + Use_ENB_Pin + + + + true + + + + + + Register_PortA_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortA_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEA_Pin + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortB_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEB_Pin + false + + + + false + + + + + + register_porta_input_of_softecc + false + + + + false + + + + + + register_portb_output_of_softecc + false + + + + false + + + + + + Pipeline_Stages + 0 + + + + false + + + + + + Load_Init_File + false + + + + false + + + + + + Coe_File + no_coe_file_loaded + + + + false + + + + + + Fill_Remaining_Memory_Locations + false + + + + false + + + + + + Remaining_Memory_Locations + 0 + + + + false + + + + + + Use_RSTA_Pin + true + + + + true + + + + + + Reset_Memory_Latch_A + false + + + + false + + + + + + Reset_Priority_A + CE + + + + false + + + + + + Output_Reset_Value_A + 0 + + + + true + + + + + + Use_RSTB_Pin + true + + + + true + + + + + + Reset_Memory_Latch_B + false + + + + false + + + + + + Reset_Priority_B + CE + + + + true + + + + + + Output_Reset_Value_B + 0 + + + + true + + + + + + Reset_Type + SYNC + + + + false + + + + + + Additional_Inputs_for_Power_Estimation + false + + + + true + + + + + + Port_A_Clock + 100 + + + + true + + + + + + Port_A_Write_Rate + 50 + + + + true + + + + + + Port_B_Clock + 100 + + + + true + + + + + + Port_B_Write_Rate + 50 + + + + true + + + + + + Port_A_Enable_Rate + 100 + + + + true + + + + + + Port_B_Enable_Rate + 100 + + + + true + + + + + + Collision_Warnings + ALL + + + + false + + + + + + Disable_Collision_Warnings + false + + + + false + + + + + + Disable_Out_of_Range_Warnings + false + + + + false + + + + + + use_bram_block + BRAM_Controller + + + + true + + + + + + MEM_FILE + bd_ba6a_second_lmb_bram_I_0.mem + + + + true + + + + + + CTRL_ECC_ALGO + NONE + + + + true + + + + + + EN_SAFETY_CKT + true + + + + true + + + + + + + + Block Memory Generator + + XPM_MEMORY + + 1 + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/ip_0/phy_ddr4_udimm_microblaze_mcs.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/ip_0/phy_ddr4_udimm_microblaze_mcs.xci new file mode 100644 index 0000000..6a65ab8 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/ip_0/phy_ddr4_udimm_microblaze_mcs.xci @@ -0,0 +1,150 @@ + + + xilinx.com + xci + unknown + 1.0 + + + phy_ddr4_udimm_microblaze_mcs + + + Reset + + + CLK_BOARD_INTERFACE + + 100000000 + 0.000 + RESET_BOARD_INTERFACE + ACTIVE_HIGH + 0 + Custom + phy_ddr4_udimm_microblaze_mcs + 0 + 0 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 100.0 + 0 + 32 + 0 + 32 + 0 + 32 + 0 + 32 + Custom + Custom + Custom + Custom + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0xFFFF + 1 + 0x0000 + 2 + 0xFFFF + 0 + 2 + 98304 + microblaze_0 + 1 + mcs_0 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + Custom + 1 + 9600 + Custom + 8 + 0 + 0 + 0 + 0 + 0 + 0 + false + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 9 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/ip_0/phy_ddr4_udimm_microblaze_mcs.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/ip_0/phy_ddr4_udimm_microblaze_mcs.xml new file mode 100644 index 0000000..b4c3739 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/ip_0/phy_ddr4_udimm_microblaze_mcs.xml @@ -0,0 +1,2141 @@ + + + xilinx.com + customized_ip + phy_ddr4_udimm_microblaze_mcs + 1.0 + + + CLK.Clk + + + + + + + CLK + + + Clk + + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + ASSOCIATED_ASYNC_RESET + Reset + + + none + + + + + BOARD.ASSOCIATED_PARAM + CLK_BOARD_INTERFACE + + + none + + + + + + + RST.Reset + + + + + + + RST + + + Reset + + + + + + POLARITY + ACTIVE_HIGH + + + none + + + + + BOARD.ASSOCIATED_PARAM + RESET_BOARD_INTERFACE + + + none + + + + + + + IO + + + + + + + ADDR_STROBE + + + IO_addr_strobe + + + + + ADDRESS + + + IO_address + + + + + BYTE_ENABLE + + + IO_byte_enable + + + + + READ_DATA + + + IO_read_data + + + + + READ_STROBE + + + IO_read_strobe + + + + + READY + + + IO_ready + + + + + WRITE_DATA + + + IO_write_data + + + + + WRITE_STROBE + + + IO_write_strobe + + + + + + TRACE + + + + + + + DATA_ACCESS + + + TRACE_data_access + + + + + DATA_ADDRESS + + + TRACE_data_address + + + + + DATA_BYTE_ENABLE + + + TRACE_data_byte_enable + + + + + DATA_READ + + + TRACE_data_read + + + + + DATA_WRITE + + + TRACE_data_write + + + + + DATA_WRITE_VALUE + + + TRACE_data_write_value + + + + + DCACHE_HIT + + + TRACE_dcache_hit + + + + + DCACHE_RDY + + + TRACE_dcache_rdy + + + + + DCACHE_READ + + + TRACE_dcache_read + + + + + DCACHE_REQ + + + TRACE_dcache_req + + + + + DELAY_SLOT + + + TRACE_delay_slot + + + + + EX_PIPERUN + + + TRACE_ex_piperun + + + + + EXCEPTION_KIND + + + TRACE_exception_kind + + + + + EXCEPTION_TAKEN + + + TRACE_exception_taken + + + + + ICACHE_HIT + + + TRACE_icache_hit + + + + + ICACHE_RDY + + + TRACE_icache_rdy + + + + + ICACHE_REQ + + + TRACE_icache_req + + + + + INSTRUCTION + + + TRACE_instruction + + + + + JUMP_HIT + + + TRACE_jump_hit + + + + + JUMP_TAKEN + + + TRACE_jump_taken + + + + + MB_HALTED + + + TRACE_mb_halted + + + + + MEM_PIPERUN + + + TRACE_mem_piperun + + + + + MSR_REG + + + TRACE_msr_reg + + + + + NEW_REG_VALUE + + + TRACE_new_reg_value + + + + + OF_PIPERUN + + + TRACE_of_piperun + + + + + PC + + + TRACE_pc + + + + + PID_REG + + + TRACE_pid_reg + + + + + REG_ADDR + + + TRACE_reg_addr + + + + + REG_WRITE + + + TRACE_reg_write + + + + + VALID_INSTR + + + TRACE_valid_instr + + + + + + + + + xilinx_elaborateports + Elaborate Ports + :vivado.xilinx.com:elaborate.ports + + xilinx_elaborateports_view_fileset + + + + outputProductCRC + 8:0a2c987f + + + + + xilinx_elaboratebd + Elaborate BD + :vivado.xilinx.com:elaborate.bd + + xilinx_elaboratebd_view_fileset + + + + outputProductCRC + 8:0a2c987f + + + + + + + Clk + + in + + + std_logic + xilinx_elaborateports + + + + + + Reset + + in + + + std_logic + xilinx_elaborateports + + + + + + TRACE_data_access + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_data_address + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_data_byte_enable + + out + + 0 + 3 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_data_read + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_data_write + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_data_write_value + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_dcache_hit + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_dcache_rdy + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_dcache_read + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_dcache_req + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_delay_slot + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_ex_piperun + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_exception_kind + + out + + 0 + 4 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_exception_taken + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_icache_hit + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_icache_rdy + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_icache_req + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_instruction + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_jump_hit + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_jump_taken + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_mb_halted + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_mem_piperun + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_msr_reg + + out + + 0 + 14 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_new_reg_value + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_of_piperun + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_pc + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_pid_reg + + out + + 0 + 7 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_reg_addr + + out + + 0 + 4 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_reg_write + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_valid_instr + + out + + + std_logic + xilinx_elaborateports + + + + + + IO_addr_strobe + + out + + + std_logic + xilinx_elaborateports + + + + + + IO_address + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + IO_byte_enable + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + IO_read_data + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + 0 + + + + + IO_read_strobe + + out + + + std_logic + xilinx_elaborateports + + + + + + IO_ready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + IO_write_data + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + IO_write_strobe + + out + + + std_logic + xilinx_elaborateports + + + + + + + + + choice_list_ac75ef1e + Custom + + + choice_list_f585525a + 110 + 300 + 1200 + 2400 + 4800 + 9600 + 19200 + 38400 + 57600 + 115200 + 128000 + 230400 + 460800 + 921600 + + + choice_pairs_007f01e9 + 0 + 1 + 2 + 3 + 4 + 5 + 7 + 8 + 9 + + + choice_pairs_0d2d32a8 + 0 + 1 + 2 + + + choice_pairs_4847022f + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 8 + 9 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_5502e96b + 1 + 2 + 3 + 4 + + + choice_pairs_563648c8 + 0 + 1 + + + choice_pairs_5f1e379e + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + 9 + + + choice_pairs_7ba91213 + 0 + 1 + 2 + 3 + + + choice_pairs_f0f6eb36 + 0 + 1 + 2 + 3 + 4 + 6 + 7 + 8 + 9 + + + choice_pairs_f7e0b771 + 4096 + 8192 + 12288 + 16384 + 20480 + 24576 + 32768 + 36864 + 40960 + 49152 + 65536 + 69632 + 73728 + 81920 + 98304 + 131072 + + + choice_pairs_ffa336e4 + 0 + 1 + + + + + xilinx_elaborateports_view_fileset + + ../bd_0/bd_ba6a.bd + block_diagram + + + + xilinx_elaboratebd_view_fileset + + ../bd_0/bd_ba6a.bd + block_diagram + + + + MicroBlaze Micro Controller System (MCS) is a light-weight general purpose micro controller system, based on the MicroBlaze processor. It is primarily intended for simple control applications, where a hardware solution would be less flexible and more difficult to implement. Software development with the Xilinx Software Development Kit (SDK) is supported, including a software driver for the peripherals. Debugging including UART is available either via SDK or directly with the Xilinx Microprocessor Debugger. +The MCS consists of the processor itself, local memory with sizes ranging from 4KB to 128KB, up to 4 Fixed Interval Timers, up to 4 Programmable Interval Timers, up to 4 32-bit General Purpose Output ports, up to 4 32-bit General Purpose Input ports, and an Interrupt Controller with up to 16 external interrupt inputs. + + + + JTAG_CHAIN + Debug JTAG User-defined Register + 2 + + + + false + + + + + + MICROBLAZE_INSTANCE + MicroBlaze Instance Name + microblaze_0 + + + AVOID_PRIMITIVES + 0 + + + PATH + Instance Hierarchical Design Name + mcs_0 + + + FREQ + Input Clock Frequency (MHz) + 100.0 + + + OPTIMIZATION + Select MicroBlaze Optimization + 1 + + + DEBUG_ENABLED + Enable Debug Support + 0 + + + TRACE + Enable MicroBlaze Trace Bus + 1 + + + ECC + Error Correction Code + 0 + + + MEMSIZE + Memory Size + 98304 + + + USE_IO_BUS + Enable IO Bus + 1 + + + USE_UART_RX + Enable Receiver + 0 + + + + true + + + + + + USE_UART_TX + Enable Transmitter + 0 + + + + true + + + + + + UART_BAUDRATE + Define Baud Rate + 9600 + + + + false + + + + + + UART_PROG_BAUDRATE + Programmable Baud Rate + 0 + + + + false + + + + + + UART_DATA_BITS + Number of Data Bits + 8 + + + + false + + + + + + UART_USE_PARITY + Use Parity + 0 + + + + false + + + + + + UART_ODD_PARITY + Even or Odd Parity + 0 + + + + false + + + + + + UART_RX_INTERRUPT + Implement Receive Interrupt + 0 + + + + false + + + + + + UART_TX_INTERRUPT + Implement Transmit Interrupt + 0 + + + + false + + + + + + UART_ERROR_INTERRUPT + Implement Error Interrupt + 0 + + + + false + + + + + + USE_FIT1 + Use Timer + 0 + + + FIT1_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + false + + + + + + FIT1_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_FIT2 + Use Timer + 0 + + + FIT2_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + false + + + + + + FIT2_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_FIT3 + Use Timer + 0 + + + FIT3_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + false + + + + + + FIT3_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_FIT4 + Use Timer + 0 + + + FIT4_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + false + + + + + + FIT4_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_PIT1 + Use Timer + 0 + + + PIT1_SIZE + Number of Bits for Timer + 32 + + + + false + + + + + + PIT1_READABLE + Shall Counter Value Be Readable + 1 + + + + false + + + + + + PIT1_PRESCALER + Define Prescaler + 0 + + + + false + + + + + + PIT1_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_PIT2 + Use Timer + 0 + + + PIT2_SIZE + Number of Bits for Timer + 32 + + + + false + + + + + + PIT2_READABLE + Shall Counter Value Be Readable + 1 + + + + false + + + + + + PIT2_PRESCALER + Define Prescaler + 0 + + + + false + + + + + + PIT2_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_PIT3 + Use Timer + 0 + + + PIT3_SIZE + Number of Bits for Timer + 32 + + + + false + + + + + + PIT3_READABLE + Shall Counter Value Be Readable + 1 + + + + false + + + + + + PIT3_PRESCALER + Define Prescaler + 0 + + + + false + + + + + + PIT3_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_PIT4 + Use Timer + 0 + + + PIT4_SIZE + Number of Bits for Timer + 32 + + + + false + + + + + + PIT4_READABLE + Shall Counter Value Be Readable + 1 + + + + false + + + + + + PIT4_PRESCALER + Define Prescaler + 0 + + + + false + + + + + + PIT4_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_GPO1 + Use GPO + 0 + + + + true + + + + + + GPO1_SIZE + Number of Bits + 32 + + + + false + + + + + + GPO1_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + USE_GPO2 + Use GPO + 0 + + + + true + + + + + + GPO2_SIZE + Number of Bits + 32 + + + + false + + + + + + GPO2_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + USE_GPO3 + Use GPO + 0 + + + + true + + + + + + GPO3_SIZE + Number of Bits + 32 + + + + false + + + + + + GPO3_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + USE_GPO4 + Use GPO + 0 + + + + true + + + + + + GPO4_SIZE + Number of Bits + 32 + + + + false + + + + + + GPO4_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + USE_GPI1 + Use GPI + 0 + + + + true + + + + + + GPI1_SIZE + Number of Bits + 32 + + + + false + + + + + + GPI1_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_GPI2 + Use GPI + 0 + + + + true + + + + + + GPI2_SIZE + Number of Bits + 32 + + + + false + + + + + + GPI2_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_GPI3 + Use GPI + 0 + + + + true + + + + + + GPI3_SIZE + Number of Bits + 32 + + + + false + + + + + + GPI3_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_GPI4 + Use GPI + 0 + + + + true + + + + + + GPI4_SIZE + Number of Bits + 32 + + + + false + + + + + + GPI4_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + INTC_USE_EXT_INTR + Use External Interrupts + 0 + + + INTC_INTR_SIZE + Number of External Inputs + 1 + + + + false + + + + + + INTC_LEVEL_EDGE + Level or Edge of External Interrupts + 0x0000 + + + + false + + + + + + INTC_POSITIVE + Positive or Negative External Interrupts + 0xFFFF + + + + false + + + + + + INTC_ASYNC_INTR + Interrupts asynchronous + The setting of each bit in this option indicates whether the incoming interrupt is treated as asynchronous or not. 0 = Synchronous, 1 = Asynchronous. + 0xFFFF + + + + false + + + + + + INTC_NUM_SYNC_FF + Number of synchronization flip-flops + Number of synchronization flip-flops used to synchronize asynchronous interupt inputs + 2 + + + Component_Name + phy_ddr4_udimm_microblaze_mcs + + + USE_BOARD_FLOW + Generate Board based IO Constraints + false + + + CLK_BOARD_INTERFACE + Custom + + + + true + + + + + + RESET_BOARD_INTERFACE + Custom + + + + true + + + + + + GPIO1_BOARD_INTERFACE + Custom + + + + true + + + + + + GPIO2_BOARD_INTERFACE + Custom + + + + true + + + + + + GPIO3_BOARD_INTERFACE + Custom + + + + true + + + + + + GPIO4_BOARD_INTERFACE + Custom + + + + true + + + + + + UART_BOARD_INTERFACE + Custom + + + + true + + + + + + + + MicroBlaze MCS + + XPM_MEMORY + + 9 + + true + subcore + + + + + + + + + + + + + + + 2018.2 + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/ip_1/phy_ddr4_udimm_phy.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/ip_1/phy_ddr4_udimm_phy.xci new file mode 100644 index 0000000..2dccf45 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/ip_1/phy_ddr4_udimm_phy.xci @@ -0,0 +1,655 @@ + + + xilinx.com + xci + unknown + 1.0 + + + phy_ddr4_udimm_phy + + + 17 + 0 + 0 + 0 + 2 + HP_IO + 2 + X0Y11 + X0Y10 + X0Y70 + X0Y11 + 11 + DDR4_SDRAM + 0 + 0 + 0 + 1 + 1 + 10000 + 10 + 1 + 8 + 5 + 8 + 8 + 8 + 64 + {{8{2'b01}}, {3{2'b00}}} + { 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, + 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111101, 15'b111111111111111, + 15'b111111111111111 } + 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b +000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, + 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_000_000_000_000_000_000_000_000_001_001_001_001, 39'b001_001_001_000_000_001_001_001_001_001_001_001_001, 39'b000_001_001_001_001_101_101_001_00 +1_001_001_001_001 + false + 1 + 8 + 64 + 0 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + {{8{2'b11}}, {3{2'b00}}} + 11'b00000000000 + 1 + 3 + 1 + {13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b01111 +01111101, 13'b0111101111101, 13'b0111101111101, 13'b0000000001111, 13'b1110011111111, 13'b0111101111111 + } + { 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b011110_11_11110_01, + 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b000000_00_00111_11, 15'b111001_11_11111_11, + 15'b011111_11_11111_11 } + {11{2'b11}} + FALSE + 1 + { 13'b0000011000000, 13'b0000011000000, 13'b0000011000000, 13'b0000011000000, 13'b0000011000000, 13'b0000 +011000000, 13'b0000011000000, 13'b0000011000000, 13'b0000000001111, 13'b1110011111111, 13'b0111111111111 + } + 1 + 1 + 4 + 1500 + 2 + 5 + 10 + 45 + 256 + DDR4_SDRAM + 15 + 9 + VCO + 9 + 9 + true + false + 1 + DM_NO_DBI + 64 + false + 0 + No + 10000 + 938 + MTA8ATF51264AZ-2G1 + UDIMMs + 1.2V + 4:1 + false + false + Single + 1 + 1500 + 0.84 + no_file_loaded + false + 0 + 0 + 0 + 0 + NONE + phy_ddr4_udimm_phy + false + Disable + false + 1 + 1 + false + Phy_Only_Single + false + BFM + Differential + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 0 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/ip_1/phy_ddr4_udimm_phy.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/ip_1/phy_ddr4_udimm_phy.xml new file mode 100644 index 0000000..77dbdc5 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/ip_1/phy_ddr4_udimm_phy.xml @@ -0,0 +1,4864 @@ + + + xilinx.com + customized_ip + phy_ddr4_udimm_phy + 1.0 + + + + sys_clk_p + + in + + + wire + dummy_view + + + + 0 + + + + + + true + + + + + + sys_clk_n + + in + + + wire + dummy_view + + + + 0 + + + + + + true + + + + + + sys_clk_i + + in + + + wire + dummy_view + + + + 0 + + + + + + false + + + + + + mmcm_lock + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + pllGate + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + div_clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + div_clk_rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + riu_clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + riu_clk_rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + pll_lock + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + sys_clk_in + + out + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mmcm_clk_in + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + mcal_ACT_n + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_CAS_n + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_RAS_n + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_WE_n + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_ADR + + in + + 135 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_BA + + in + + 15 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_C + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_CKE + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_CS_n + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_ODT + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_PAR + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_DMOut_n + + in + + 63 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_DQOut + + in + + 511 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_DQSOut + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rden_upp + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rden_low + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_wrcs0_upp + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_wrcs1_upp + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_wrcs0_low + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_wrcs1_low + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rdcs0_upp + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rdcs1_upp + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rdcs0_low + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rdcs1_low + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_odt_upp + + in + + 55 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_odt_low + + in + + 55 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_t_b_low + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_t_b_upp + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_rd_vref_value + + in + + 55 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_DMOut_n + + in + + 63 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_DQOut + + in + + 511 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_DQSOut + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rden_upp + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rden_low + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_wrcs0_upp + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_wrcs1_upp + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_wrcs0_low + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_wrcs1_low + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rdcs0_upp + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rdcs1_upp + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rdcs0_low + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rdcs1_low + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_odt_upp + + in + + 55 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_odt_low + + in + + 55 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_t_b_low + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_t_b_upp + + in + + 31 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_fifo_rden + + in + + 103 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_fifo_rden + + in + + 103 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_DMIn_n + + out + + 63 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + mcal_DQIn + + out + + 511 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + phy_ready_riuclk + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + bisc_complete_riuclk + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + phy2clb_rd_dq_bits + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + bisc_byte + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + cal_RESET_n + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + en_vtc_riuclk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ub_rst_out_riuclk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + riu2clb_vld_read_data + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + riu_nibble_8 + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + riu_addr_cal + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + riu2clb_valid_riuclk + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + io_addr_strobe_clb2riu_riuclk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + io_address_riuclk + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + io_write_data_riuclk + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + io_write_strobe_riuclk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + phy2clb_fixdly_rdy_low_riuclk + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + phy2clb_fixdly_rdy_upp_riuclk + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + phy2clb_phy_rdy_upp_riuclk + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + phy2clb_phy_rdy_low_riuclk + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + dbg_bus + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_act_n + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_adr + + out + + 16 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_ba + + out + + 1 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_bg + + out + + 1 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_c + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_cke + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_odt + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_parity + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + ddr4_cs_n + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_ck_t + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_ck_c + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_reset_n + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_dm_dbi_n + + inout + + 7 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + mcal_CK_c + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_CK_t + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ddr4_dq + + inout + + 63 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_dqs_c + + inout + + 7 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_dqs_t + + inout + + 7 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + mcal_BG + + in + + 15 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + + + C0.ControllerType + ControllerType + DDR4_SDRAM + + + BANK_TYPE + Bank Type + HP_IO + + + ADDR_WIDTH + ADDR WIDTH + 17 + + + BANK_WIDTH + BANK WIDTH + 2 + + + BANK_GROUP_WIDTH + BANK GROUP WIDTH + 2 + + + LR_WIDTH + LR WIDTH + 1 + + + CKE_WIDTH + CKE WIDTH + 1 + + + COLUMN_WIDTH + COLUMN WIDTH + 10 + + + CS_WIDTH + CS WIDTH + 1 + + + ODT_WIDTH + ODT WIDTH + 1 + + + DQ_WIDTH + DQ WIDTH + 64 + + + DQS_WIDTH + DQS WIDTH + 8 + + + DM_WIDTH + DM WIDTH + 8 + + + MR0 + Mode register_0 value + 0 + + + MR2 + Mode register_0 value + 0 + + + tCK + tCK + 1500 + + + tXPR + tXPR + 45 + + + nCK_PER_CLK + nCK PER CLK + 4 + + + tMRD + tMRD + 2 + + + tZQINIT + tZQINIT + 256 + + + MEM_COMP_WIDTH + MEM COMP WIDTH + 8 + + + MEM_DEVICE_WIDTH + MEMORY DEVICE WIDTH + 64 + + + PLL_WIDTH + PLL WIDTH + 3 + + + IOBTYPE + IOBTYPE + 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b +000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, + 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_000_000_000_000_000_000_000_000_001_001_001_001, 39'b001_001_001_000_000_001_001_001_001_001_001_001_001, 39'b000_001_001_001_001_101_101_001_00 +1_001_001_001_001 + + + BYTES + BYTES + 11 + + + DBYTES + DBYTES + 8 + + + PING_PONG_CH1_BYTES_MAP + PING_PONG_CH1_BYTES_MAP + 11'b00000000000 + + + PING_PONG_PHY + PING PONG PHY + 1 + + + RX_DATA_TYPE + RX DATA TYPE + { 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b011110_11_11110_01, + 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b000000_00_00111_11, 15'b111001_11_11111_11, + 15'b011111_11_11111_11 } + + + INIT + INIT + { 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, + 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111101, 15'b111111111111111, + 15'b111111111111111 } + + + SELF_CALIBRATE + SELF CALIBRATE + {11{2'b11}} + + + TX_OUTPUT_PHASE_90 + TX OUTPUT PHASE 90 + { 13'b0000011000000, 13'b0000011000000, 13'b0000011000000, 13'b0000011000000, 13'b0000011000000, 13'b0000 +011000000, 13'b0000011000000, 13'b0000011000000, 13'b0000000001111, 13'b1110011111111, 13'b0111111111111 + } + + + RXTX_BITSLICE_EN + RXTX BITSLICE EN + {13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b01111 +01111101, 13'b0111101111101, 13'b0111101111101, 13'b0000000001111, 13'b1110011111111, 13'b0111101111111 + } + + + EN_OTHER_PN_CLOCK_PARAM + EN OTHER PN CLOCK PARAM + {{8{2'b01}}, {3{2'b00}}} + + + PHY_BYTE_ALLOC_PARAM + PHY BYTE ALLOC PARAM + {{8{2'b11}}, {3{2'b00}}} + + + DATA_BUF_ADDR_WIDTH + DATA BUF ADDR WIDTH + 5 + + + CLKIN_PERIOD + CLKIN PERIOD + 10000 + + + MEM_TYPE + MEM TYPE + 0 + + + AXI_ID_WIDTH + AXI ID WIDTH + 0 + + + AXI_DATA_WIDTH + AXI DATA WIDTH + 0 + + + AXI_ADDR_WIDTH + AXI ADDR WIDTH + 0 + + + USE_DM_PORT + USE DM PORT + 1 + + + BUFG_LOC_1 + BUFG LOC 1 + X0Y70 + + + BUFG_LOC_2 + BUFG LOC 2 + X0Y11 + + + BUFG_DIV_LOC_1 + BUFG DIV LOC 1 + X0Y11 + + + BUFG_DIV_LOC_2 + BUFG DIV LOC 2 + X0Y10 + + + PBLOCK_SLICE_LOC + PBLOCK SLICE LOC + 0 + + + PBLOCK_RAMB36_LOC + PBLOCK RAMB36 LOC + 0 + + + PBLOCK_RAMB18_LOC + PBLOCK RAMB18 LOC + 0 + + + PBLOCK_SLICE_LOC_SC + PBLOCK SLICE LOC SC + 0 + + + PBLOCK_RAMB36_LOC_SC + PBLOCK RAMB36 LOC SC + 0 + + + PBLOCK_RAMB18_LOC_SC + PBLOCK RAMB18 LOC SC + 0 + + + MMCM_IDX_BANK + MMCM IDX BANK + 1 + + + CENTER_BANK_CLOCK_REGION + CENTER BANK CLOCK REGION + 0 + + + CENTER_BANK_MMCME3_ADV_SITE + CENTER BANK MMCME3 ADV SITE + 0 + + + SYSCLK_CENTER_INFO + SYSCLK_CENTER_INFO + FALSE + + + tWR + tWR + 10 + + + tRTP + tRTP + 5 + + + RANK_WIDTH + RANK WIDTH + 1 + + + CK_WIDTH + CK WIDTH + 1 + + + DATABITS_PER_STROBE + DATABITS PER STROBE + 8 + + + USE_CS_PORT + USE CS PORT + 1 + + + CA_MIRROR + CA MIRROR + 0 + + + IS_CUSTOM + IS CUSTOM + false + + + Slot + Slot + 1 + + + + + + phy_ddr4_udimm_phy + + + + PHY for DDR4 interfaces for Ultrascale Architecture + + + C0.ControllerType + DDR4_SDRAM + + + IS_FROM_PHY + 1 + + + Phy_Only + Phy_Only_Single + + + No_Controller + 1 + + + Default_Bank_Selections + Default Bank Selections + false + + + Debug_Signal + Disable + + + Simulation_Mode + BFM + + + PARTIAL_RECONFIG_FLOW_MIG + false + + + CLKOUT1_DIVIDE + 0 + + + CLKOUT2_DIVIDE + 0 + + + CLKOUT3_DIVIDE + 0 + + + CLKOUT4_DIVIDE + 0 + + + System_Clock + Differential + + + RECONFIG_XSDB_SAVE_RESTORE + false + + + DIFF_TERM_SYSCLK + false + + + C0.DDR4_TimePeriod + 1500 + + + C0.DDR4_InputClockPeriod + 10000 + + + C0.DDR4_CLKFBOUT_MULT + 15 + + + C0.DDR4_DIVCLK_DIVIDE + 1 + + + C0.DDR4_CLKOUT0_DIVIDE + 9 + + + C0.DDR4_PhyClockRatio + 4:1 + + + C0.DDR4_MemoryType + UDIMMs + + + C0.DDR4_MemoryPart + MTA8ATF51264AZ-2G1 + + + C0.DDR4_Slot + Single + + + C0.DDR4_MemoryVoltage + 1.2V + + + C0.DDR4_DataWidth + 64 + + + C0.DDR4_DataMask + DM_NO_DBI + + + C0.DDR4_Ecc + false + + + C0.DDR4_CasLatency + 9 + + + C0.DDR4_CasWriteLatency + 9 + + + C0.DDR4_ChipSelect + true + + + C0.DDR4_isCKEShared + false + + + C0.DDR4_CLKOUTPHY_MODE + CLKOUTPHY MODE + VCO + + + C0.DDR4_HR_MIN_FREQ + High Range Supported frequency + 0 + + + C0.DDR4_MIN_PERIOD + Memory Min Period + 938 + + + C0.DDR4_IS_FASTER_SPEED_RAM + Indicates Faster Speed RAM Support + No + + + C0.DDR4_VrefVoltage + Vref Voltage + 0.84 + + + C0.DDR4_customPartAbsPath + no_file_loaded + + + C0.DDR4_StackHeight + 1 + + + CUSTOM_PART_ATTRIBUTES + NONE + + + C0.DDR4_SELF_REFRESH + false + + + C0.DDR4_SAVE_RESTORE + false + + + C0.DDR4_Clamshell + false + + + c0_dq_0 + NONE + + + c0_dq_1 + NONE + + + c0_dq_2 + NONE + + + c0_dq_3 + NONE + + + c0_dq_4 + NONE + + + c0_dq_5 + NONE + + + c0_dq_6 + NONE + + + c0_dq_7 + NONE + + + c0_dq_8 + NONE + + + c0_dq_9 + NONE + + + c0_dq_10 + NONE + + + c0_dq_11 + NONE + + + c0_dq_12 + NONE + + + c0_dq_13 + NONE + + + c0_dq_14 + NONE + + + c0_dq_15 + NONE + + + c0_dq_16 + NONE + + + c0_dq_17 + NONE + + + c0_dq_18 + NONE + + + c0_dq_19 + NONE + + + c0_dq_20 + NONE + + + c0_dq_21 + NONE + + + c0_dq_22 + NONE + + + c0_dq_23 + NONE + + + c0_dq_24 + NONE + + + c0_dq_25 + NONE + + + c0_dq_26 + NONE + + + c0_dq_27 + NONE + + + c0_dq_28 + NONE + + + c0_dq_29 + NONE + + + c0_dq_30 + NONE + + + c0_dq_31 + NONE + + + c0_dq_32 + NONE + + + c0_dq_33 + NONE + + + c0_dq_34 + NONE + + + c0_dq_35 + NONE + + + c0_dq_36 + NONE + + + c0_dq_37 + NONE + + + c0_dq_38 + NONE + + + c0_dq_39 + NONE + + + c0_dq_40 + NONE + + + c0_dq_41 + NONE + + + c0_dq_42 + NONE + + + c0_dq_43 + NONE + + + c0_dq_44 + NONE + + + c0_dq_45 + NONE + + + c0_dq_46 + NONE + + + c0_dq_47 + NONE + + + c0_dq_48 + NONE + + + c0_dq_49 + NONE + + + c0_dq_50 + NONE + + + c0_dq_51 + NONE + + + c0_dq_52 + NONE + + + c0_dq_53 + NONE + + + c0_dq_54 + NONE + + + c0_dq_55 + NONE + + + c0_dq_56 + NONE + + + c0_dq_57 + NONE + + + c0_dq_58 + NONE + + + c0_dq_59 + NONE + + + c0_dq_60 + NONE + + + c0_dq_61 + NONE + + + c0_dq_62 + NONE + + + c0_dq_63 + NONE + + + c0_dq_64 + NONE + + + c0_dq_65 + NONE + + + c0_dq_66 + NONE + + + c0_dq_67 + NONE + + + c0_dq_68 + NONE + + + c0_dq_69 + NONE + + + c0_dq_70 + NONE + + + c0_dq_71 + NONE + + + c0_dq_72 + NONE + + + c0_dq_73 + NONE + + + c0_dq_74 + NONE + + + c0_dq_75 + NONE + + + c0_dq_76 + NONE + + + c0_dq_77 + NONE + + + c0_dq_78 + NONE + + + c0_dq_79 + NONE + + + c0_dq_80 + NONE + + + c0_dq_81 + NONE + + + c0_dq_82 + NONE + + + c0_dq_83 + NONE + + + c0_dq_84 + NONE + + + c0_dq_85 + NONE + + + c0_dq_86 + NONE + + + c0_dq_87 + NONE + + + c0_dq_88 + NONE + + + c0_dq_89 + NONE + + + c0_dq_90 + NONE + + + c0_dq_91 + NONE + + + c0_dq_92 + NONE + + + c0_dq_93 + NONE + + + c0_dq_94 + NONE + + + c0_dq_95 + NONE + + + c0_dq_96 + NONE + + + c0_dq_97 + NONE + + + c0_dq_98 + NONE + + + c0_dq_99 + NONE + + + c0_dq_100 + NONE + + + c0_dq_101 + NONE + + + c0_dq_102 + NONE + + + c0_dq_103 + NONE + + + c0_dq_104 + NONE + + + c0_dq_105 + NONE + + + c0_dq_106 + NONE + + + c0_dq_107 + NONE + + + c0_dq_108 + NONE + + + c0_dq_109 + NONE + + + c0_dq_110 + NONE + + + c0_dq_111 + NONE + + + c0_dq_112 + NONE + + + c0_dq_113 + NONE + + + c0_dq_114 + NONE + + + c0_dq_115 + NONE + + + c0_dq_116 + NONE + + + c0_dq_117 + NONE + + + c0_dq_118 + NONE + + + c0_dq_119 + NONE + + + c0_dq_120 + NONE + + + c0_dq_121 + NONE + + + c0_dq_122 + NONE + + + c0_dq_123 + NONE + + + c0_dq_124 + NONE + + + c0_dq_125 + NONE + + + c0_dq_126 + NONE + + + c0_dq_127 + NONE + + + c0_dq_128 + NONE + + + c0_dq_129 + NONE + + + c0_dq_130 + NONE + + + c0_dq_131 + NONE + + + c0_dq_132 + NONE + + + c0_dq_133 + NONE + + + c0_dq_134 + NONE + + + c0_dq_135 + NONE + + + c0_dq_136 + NONE + + + c0_dq_137 + NONE + + + c0_dq_138 + NONE + + + c0_dq_139 + NONE + + + c0_dq_140 + NONE + + + c0_dq_141 + NONE + + + c0_dq_142 + NONE + + + c0_dq_143 + NONE + + + c0_adr_0 + NONE + + + c0_adr_1 + NONE + + + c0_adr_2 + NONE + + + c0_adr_3 + NONE + + + c0_adr_4 + NONE + + + c0_adr_5 + NONE + + + c0_adr_6 + NONE + + + c0_adr_7 + NONE + + + c0_adr_8 + NONE + + + c0_adr_9 + NONE + + + c0_adr_10 + NONE + + + c0_adr_11 + NONE + + + c0_adr_12 + NONE + + + c0_adr_13 + NONE + + + c0_adr_14 + NONE + + + c0_adr_15 + NONE + + + c0_adr_16 + NONE + + + c0_adr_17 + NONE + + + c0_adr_18 + NONE + + + c0_adr_19 + NONE + + + c0_adr_20 + NONE + + + c0_adr_21 + NONE + + + c0_addr_0 + NONE + + + c0_addr_1 + NONE + + + c0_addr_2 + NONE + + + c0_addr_3 + NONE + + + c0_addr_4 + NONE + + + c0_addr_5 + NONE + + + c0_addr_6 + NONE + + + c0_addr_7 + NONE + + + c0_addr_8 + NONE + + + c0_addr_9 + NONE + + + c0_addr_10 + NONE + + + c0_addr_11 + NONE + + + c0_addr_12 + NONE + + + c0_addr_13 + NONE + + + c0_addr_14 + NONE + + + c0_addr_15 + NONE + + + c0_addr_16 + NONE + + + c0_addr_17 + NONE + + + c0_addr_18 + NONE + + + c0_addr_19 + NONE + + + c0_addr_20 + NONE + + + c0_addr_21 + NONE + + + c0_dm_0 + NONE + + + c0_dm_1 + NONE + + + c0_dm_2 + NONE + + + c0_dm_3 + NONE + + + c0_dm_4 + NONE + + + c0_dm_5 + NONE + + + c0_dm_6 + NONE + + + c0_dm_7 + NONE + + + c0_dm_8 + NONE + + + c0_dm_9 + NONE + + + c0_dm_10 + NONE + + + c0_dm_11 + NONE + + + c0_dm_12 + NONE + + + c0_dm_13 + NONE + + + c0_dm_14 + NONE + + + c0_dm_15 + NONE + + + c0_dm_16 + NONE + + + c0_dm_17 + NONE + + + c0_dm_18 + NONE + + + c0_dm_19 + NONE + + + c0_dm_20 + NONE + + + c0_dm_21 + NONE + + + c0_dm_22 + NONE + + + c0_dm_23 + NONE + + + c0_dm_24 + NONE + + + c0_dm_25 + NONE + + + c0_dm_26 + NONE + + + c0_dm_27 + NONE + + + c0_dm_28 + NONE + + + c0_dm_29 + NONE + + + c0_dm_30 + NONE + + + c0_dm_31 + NONE + + + c0_dm_32 + NONE + + + c0_dm_33 + NONE + + + c0_dm_34 + NONE + + + c0_dm_35 + NONE + + + c0_dm_dbi_n_0 + NONE + + + c0_dm_dbi_n_1 + NONE + + + c0_dm_dbi_n_2 + NONE + + + c0_dm_dbi_n_3 + NONE + + + c0_dm_dbi_n_4 + NONE + + + c0_dm_dbi_n_5 + NONE + + + c0_dm_dbi_n_6 + NONE + + + c0_dm_dbi_n_7 + NONE + + + c0_dm_dbi_n_8 + NONE + + + c0_dm_dbi_n_9 + NONE + + + c0_dm_dbi_n_10 + NONE + + + c0_dm_dbi_n_11 + NONE + + + c0_dm_dbi_n_12 + NONE + + + c0_dm_dbi_n_13 + NONE + + + c0_dm_dbi_n_14 + NONE + + + c0_dm_dbi_n_15 + NONE + + + c0_dm_dbi_n_16 + NONE + + + c0_dm_dbi_n_17 + NONE + + + c0_dm_dbi_n_18 + NONE + + + c0_dm_dbi_n_19 + NONE + + + c0_dm_dbi_n_20 + NONE + + + c0_dm_dbi_n_21 + NONE + + + c0_dm_dbi_n_22 + NONE + + + c0_dm_dbi_n_23 + NONE + + + c0_dm_dbi_n_24 + NONE + + + c0_dm_dbi_n_25 + NONE + + + c0_dm_dbi_n_26 + NONE + + + c0_dm_dbi_n_27 + NONE + + + c0_dm_dbi_n_28 + NONE + + + c0_dm_dbi_n_29 + NONE + + + c0_dm_dbi_n_30 + NONE + + + c0_dm_dbi_n_31 + NONE + + + c0_dm_dbi_n_32 + NONE + + + c0_dm_dbi_n_33 + NONE + + + c0_dm_dbi_n_34 + NONE + + + c0_dm_dbi_n_35 + NONE + + + c0_dqs_t_0 + NONE + + + c0_dqs_t_1 + NONE + + + c0_dqs_t_2 + NONE + + + c0_dqs_t_3 + NONE + + + c0_dqs_t_4 + NONE + + + c0_dqs_t_5 + NONE + + + c0_dqs_t_6 + NONE + + + c0_dqs_t_7 + NONE + + + c0_dqs_t_8 + NONE + + + c0_dqs_t_9 + NONE + + + c0_dqs_t_10 + NONE + + + c0_dqs_t_11 + NONE + + + c0_dqs_t_12 + NONE + + + c0_dqs_t_13 + NONE + + + c0_dqs_t_14 + NONE + + + c0_dqs_t_15 + NONE + + + c0_dqs_t_16 + NONE + + + c0_dqs_t_17 + NONE + + + c0_dqs_t_18 + NONE + + + c0_dqs_t_19 + NONE + + + c0_dqs_t_20 + NONE + + + c0_dqs_t_21 + NONE + + + c0_dqs_t_22 + NONE + + + c0_dqs_t_23 + NONE + + + c0_dqs_t_24 + NONE + + + c0_dqs_t_25 + NONE + + + c0_dqs_t_26 + NONE + + + c0_dqs_t_27 + NONE + + + c0_dqs_t_28 + NONE + + + c0_dqs_t_29 + NONE + + + c0_dqs_t_30 + NONE + + + c0_dqs_t_31 + NONE + + + c0_dqs_t_32 + NONE + + + c0_dqs_t_33 + NONE + + + c0_dqs_t_34 + NONE + + + c0_dqs_t_35 + NONE + + + c0_dqs_c_0 + NONE + + + c0_dqs_c_1 + NONE + + + c0_dqs_c_2 + NONE + + + c0_dqs_c_3 + NONE + + + c0_dqs_c_4 + NONE + + + c0_dqs_c_5 + NONE + + + c0_dqs_c_6 + NONE + + + c0_dqs_c_7 + NONE + + + c0_dqs_c_8 + NONE + + + c0_dqs_c_9 + NONE + + + c0_dqs_c_10 + NONE + + + c0_dqs_c_11 + NONE + + + c0_dqs_c_12 + NONE + + + c0_dqs_c_13 + NONE + + + c0_dqs_c_14 + NONE + + + c0_dqs_c_15 + NONE + + + c0_dqs_c_16 + NONE + + + c0_dqs_c_17 + NONE + + + c0_dqs_c_18 + NONE + + + c0_dqs_c_19 + NONE + + + c0_dqs_c_20 + NONE + + + c0_dqs_c_21 + NONE + + + c0_dqs_c_22 + NONE + + + c0_dqs_c_23 + NONE + + + c0_dqs_c_24 + NONE + + + c0_dqs_c_25 + NONE + + + c0_dqs_c_26 + NONE + + + c0_dqs_c_27 + NONE + + + c0_dqs_c_28 + NONE + + + c0_dqs_c_29 + NONE + + + c0_dqs_c_30 + NONE + + + c0_dqs_c_31 + NONE + + + c0_dqs_c_32 + NONE + + + c0_dqs_c_33 + NONE + + + c0_dqs_c_34 + NONE + + + c0_dqs_c_35 + NONE + + + c0_dqs_n_0 + NONE + + + c0_dqs_n_1 + NONE + + + c0_dqs_n_2 + NONE + + + c0_dqs_n_3 + NONE + + + c0_dqs_n_4 + NONE + + + c0_dqs_n_5 + NONE + + + c0_dqs_n_6 + NONE + + + c0_dqs_n_7 + NONE + + + c0_dqs_n_8 + NONE + + + c0_dqs_n_9 + NONE + + + c0_dqs_n_10 + NONE + + + c0_dqs_n_11 + NONE + + + c0_dqs_n_12 + NONE + + + c0_dqs_n_13 + NONE + + + c0_dqs_n_14 + NONE + + + c0_dqs_n_15 + NONE + + + c0_dqs_n_16 + NONE + + + c0_dqs_n_17 + NONE + + + c0_dqs_n_18 + NONE + + + c0_dqs_n_19 + NONE + + + c0_dqs_n_20 + NONE + + + c0_dqs_n_21 + NONE + + + c0_dqs_n_22 + NONE + + + c0_dqs_n_23 + NONE + + + c0_dqs_n_24 + NONE + + + c0_dqs_n_25 + NONE + + + c0_dqs_n_26 + NONE + + + c0_dqs_n_27 + NONE + + + c0_dqs_n_28 + NONE + + + c0_dqs_n_29 + NONE + + + c0_dqs_n_30 + NONE + + + c0_dqs_n_31 + NONE + + + c0_dqs_n_32 + NONE + + + c0_dqs_n_33 + NONE + + + c0_dqs_n_34 + NONE + + + c0_dqs_n_35 + NONE + + + c0_dqs_p_0 + NONE + + + c0_dqs_p_1 + NONE + + + c0_dqs_p_2 + NONE + + + c0_dqs_p_3 + NONE + + + c0_dqs_p_4 + NONE + + + c0_dqs_p_5 + NONE + + + c0_dqs_p_6 + NONE + + + c0_dqs_p_7 + NONE + + + c0_dqs_p_8 + NONE + + + c0_dqs_p_9 + NONE + + + c0_dqs_p_10 + NONE + + + c0_dqs_p_11 + NONE + + + c0_dqs_p_12 + NONE + + + c0_dqs_p_13 + NONE + + + c0_dqs_p_14 + NONE + + + c0_dqs_p_15 + NONE + + + c0_dqs_p_16 + NONE + + + c0_dqs_p_17 + NONE + + + c0_dqs_p_18 + NONE + + + c0_dqs_p_19 + NONE + + + c0_dqs_p_20 + NONE + + + c0_dqs_p_21 + NONE + + + c0_dqs_p_22 + NONE + + + c0_dqs_p_23 + NONE + + + c0_dqs_p_24 + NONE + + + c0_dqs_p_25 + NONE + + + c0_dqs_p_26 + NONE + + + c0_dqs_p_27 + NONE + + + c0_dqs_p_28 + NONE + + + c0_dqs_p_29 + NONE + + + c0_dqs_p_30 + NONE + + + c0_dqs_p_31 + NONE + + + c0_dqs_p_32 + NONE + + + c0_dqs_p_33 + NONE + + + c0_dqs_p_34 + NONE + + + c0_dqs_p_35 + NONE + + + c0_ba_0 + NONE + + + c0_ba_1 + NONE + + + c0_ba_2 + NONE + + + c0_ba_3 + NONE + + + c0_bg_0 + NONE + + + c0_bg_1 + NONE + + + c0_bg_2 + NONE + + + c0_c_0 + NONE + + + c0_c_1 + NONE + + + c0_c_2 + NONE + + + c0_cke_0 + NONE + + + c0_cke_1 + NONE + + + c0_cke_2 + NONE + + + c0_cke_3 + NONE + + + c0_ck_p_0 + NONE + + + c0_ck_p_1 + NONE + + + c0_ck_p_2 + NONE + + + c0_ck_p_3 + NONE + + + c0_ck_n_0 + NONE + + + c0_ck_n_1 + NONE + + + c0_ck_n_2 + NONE + + + c0_ck_n_3 + NONE + + + c0_cs_n_0 + NONE + + + c0_cs_n_1 + NONE + + + c0_cs_n_2 + NONE + + + c0_cs_n_3 + NONE + + + c0_odt_0 + NONE + + + c0_odt_1 + NONE + + + c0_odt_2 + NONE + + + c0_odt_3 + NONE + + + c0_ck_t_0 + NONE + + + c0_ck_t_1 + NONE + + + c0_ck_t_2 + NONE + + + c0_ck_t_3 + NONE + + + c0_ck_c_0 + NONE + + + c0_ck_c_1 + NONE + + + c0_ck_c_2 + NONE + + + c0_ck_c_3 + NONE + + + c0_reset_n + NONE + + + c0_act_n + NONE + + + c0_ras_n + NONE + + + c0_cas_n + NONE + + + c0_we_n + NONE + + + c0_parity + NONE + + + c0_ck_p + NONE + + + c0_ck_n + NONE + + + c0_cs_n + NONE + + + sys_rst + NONE + + + c0_sys_clk_n + NONE + + + c0_sys_clk_p + NONE + + + c0_data_compare_error + NONE + + + c0_init_calib_complete + NONE + + + Component_Name + phy_ddr4_udimm_phy + + + + + DDR4 SDRAM PHY IP + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm.xci new file mode 100644 index 0000000..401b1e5 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm.xci @@ -0,0 +1,398 @@ + + + xilinx.com + xci + unknown + 1.0 + + + phy_ddr4_udimm + + + + + + + + + + + + + + + TDM + 8 + false + 11 + 11 + true + + true + 8 + + COMPONENTS + ROW_COLUMN_BANK + Single + 1250 + + 1 + 0 + 0 + 0 + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + false + 100000000 + + + + 100000000 + 0.000 + 29 + 512 + 64 + X0Y11 + X0Y10 + X0Y70 + X0Y11 + 0 + 0 + DDR4_SDRAM + 17 + 0 + 0 + 32 + 64 + 4 + 2 + 2 + 0 + 0 + 0 + 1 + 1 + 0 + 15 + 10000 + 9 + 0 + VCO + 10 + 4Gb + 29 + 1 + 0 + 0 + 8 + 8 + 0 + 938 + 1 + 8 + 8 + 64 + 0 + 1.2V + false + No + 1600 + 0 + 0 + MTA8ATF51264AZ-2G1 + UDIMMs + 8 + 4GB + 4 + 4096 + 64 + 4294967296 + 938 + DDR4_938_Timing + 0 + 0 + 1 + 0 + 1 + 15 + 0 + 0 + 093E + 1 + 1 + 166500000 + 1 + 1 + 0.84 + 0 + 4 + 1 + 5 + 1500 + 0 + 14 + 16 + 2 + 22 + 10 + 5200 + 174 + 60 + 10 + + 4 + 3 + 4 + 5 + 10 + + 5 + 2 + 45 + 128 + 0 + 256 + DDR4 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + FALSE + 10000 + 0 + 0 + 0 + 0 + 0 + 0 + NONE + Disable + 1 + 0.0 + 0 + 0.0 + 0 + 0.0 + 0 + 0.0 + 0 + 1 + 0 + None + None + None + None + 0 + 17 + 2 + 1 + 1 + 1 + DDR4_SDRAM + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + false + false + 32 + RD_PRI_REG + 64 + 4 + false + false + 0 + 0 + 0 + 0 + 8 + Sequential + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 15 + 9 + 0 + 0 + 0 + 0 + 512 + 9 + 9 + true + false + no_file_loaded + 1 + DM_NO_DBI + 64 + false + 10000 + 0 + 0 + false + ROW_COLUMN_BANK + MainMemory + MTA8ATF51264AZ-2G1 + UDIMMs + 1.2V + 0 + 0 + 0 + 0 + RZQ/6 + Normal + RZQ/7 + 0 + 4:1 + false + false + Single + false + 1500 + false + false + false + 1 + false + 1 + 1 + Custom + Custom + false + phy_ddr4_udimm + false + false + Disable + false + true + SIMPLE_TG + OFF + false + 1 + false + 1 + false + 1 + Phy_Only_Single + false + Custom + Differential + false + BFM + Differential + false + false + false + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 5 + TRUE + . + + . + 2018.2 + OUT_OF_CONTEXT + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm.xml new file mode 100644 index 0000000..7d2579a --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm.xml @@ -0,0 +1,8558 @@ + + + xilinx.com + customized_ip + phy_ddr4_udimm + 1.0 + + + C0_SYS_CLK + + + + true + + + + CLK_N + + + c0_sys_clk_n + + + + + CLK_P + + + c0_sys_clk_p + + + + + + BOARD.ASSOCIATED_PARAM + C0_CLOCK_BOARD_INTERFACE + + + CAN_DEBUG + false + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + + + + true + + + + + + C0_SYS_CLK_I + + + + true + + + + CLK + + + c0_sys_clk_i + + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + C0_DDR4 + + + + true + + + + ACT_N + + + c0_ddr4_act_n + + + + + ADR + + + c0_ddr4_adr + + + + + BA + + + c0_ddr4_ba + + + + + BG + + + c0_ddr4_bg + + + + + C_ID + + + c0_ddr4_c + + + + + CK_C + + + c0_ddr4_ck_c + + + + + CK_T + + + c0_ddr4_ck_t + + + + + CKE + + + c0_ddr4_cke + + + + + CS_N + + + c0_ddr4_cs_n + + + + + DM_N + + + c0_ddr4_dm_dbi_n + + + + + DQ + + + c0_ddr4_dq + + + + + DQS_C + + + c0_ddr4_dqs_c + + + + + DQS_T + + + c0_ddr4_dqs_t + + + + + ODT + + + c0_ddr4_odt + + + + + PAR + + + c0_ddr4_parity + + + + + RESET_N + + + c0_ddr4_reset_n + + + + + + BOARD.ASSOCIATED_PARAM + C0_DDR4_BOARD_INTERFACE + + + CAN_DEBUG + false + + + none + + + + + TIMEPERIOD_PS + 1250 + + + none + + + + + MEMORY_TYPE + COMPONENTS + + + none + + + + + MEMORY_PART + + + + none + + + + + DATA_WIDTH + 8 + + + none + + + + + CS_ENABLED + true + + + none + + + + + DATA_MASK_ENABLED + true + + + none + + + + + SLOT + Single + + + none + + + + + CUSTOM_PARTS + + + + none + + + + + MEM_ADDR_MAP + ROW_COLUMN_BANK + + + none + + + + + BURST_LENGTH + 8 + + + none + + + + + AXI_ARBITRATION_SCHEME + TDM + + + none + + + + + CAS_LATENCY + 11 + + + none + + + + + CAS_WRITE_LATENCY + 11 + + + none + + + + + + + + false + + + + + + C0_DDR4_APP + + + + true + + + + APP_ADDR + + + c0_ddr4_app_addr + + + + + APP_AUTOPRECHARGE + + + c0_ddr4_app_autoprecharge + + + + + APP_CMD + + + c0_ddr4_app_cmd + + + + + APP_CORRECT_EN_I + + + c0_ddr4_app_correct_en_i + + + + + APP_DBG_OUT + + + c0_ddr4_app_dbg_out + + + + + APP_EN + + + c0_ddr4_app_en + + + + + APP_HI_PRI + + + c0_ddr4_app_hi_pri + + + + + APP_MEM_INIT_SKIP + + + c0_ddr4_app_mem_init_skip + + + + + APP_RD_DATA + + + c0_ddr4_app_rd_data + + + + + APP_RD_DATA_END + + + c0_ddr4_app_rd_data_end + + + + + APP_RD_DATA_VALID + + + c0_ddr4_app_rd_data_valid + + + + + APP_RDY + + + c0_ddr4_app_rdy + + + + + APP_REF_ACK + + + c0_ddr4_app_ref_ack + + + + + APP_REF_REQ + + + c0_ddr4_app_ref_req + + + + + APP_RESTORE_COMPLETE + + + c0_ddr4_app_restore_complete + + + + + APP_RESTORE_EN + + + c0_ddr4_app_restore_en + + + + + APP_SAVE_ACK + + + c0_ddr4_app_save_ack + + + + + APP_SAVE_REQ + + + c0_ddr4_app_save_req + + + + + APP_SREF_ACK + + + c0_ddr4_app_sref_ack + + + + + APP_SREF_REQ + + + c0_ddr4_app_sref_req + + + + + APP_WDF_END + + + c0_ddr4_app_wdf_end + + + + + APP_WDF_MASK + + + c0_ddr4_app_wdf_mask + + + + + APP_WDF_WREN + + + c0_ddr4_app_wdf_wren + + + + + APP_WDR_DATA + + + c0_ddr4_app_wdf_data + + + + + APP_WDR_RDY + + + c0_ddr4_app_wdf_rdy + + + + + APP_XSDB_ADDR + + + c0_ddr4_app_xsdb_addr + + + + + APP_XSDB_RD_DATA + + + c0_ddr4_app_xsdb_rd_data + + + + + APP_XSDB_RD_EN + + + c0_ddr4_app_xsdb_rd_en + + + + + APP_XSDB_RDY + + + c0_ddr4_app_xsdb_rdy + + + + + APP_XSDB_SEL + + + c0_ddr4_app_xsdb_select + + + + + APP_XSDB_WR_DATA + + + c0_ddr4_app_xsdb_wr_data + + + + + APP_XSDB_WR_EN + + + c0_ddr4_app_xsdb_wr_en + + + + + APP_zq_ack + + + c0_ddr4_app_zq_ack + + + + + APP_ZQ_REQ + + + c0_ddr4_app_zq_req + + + + + + + false + + + + + + C0_DDR4_ATG + + + + true + + + + TRAFFIC_CLR_ERR + + + traffic_clr_error + + + + + TRAFFIC_ERR + + + traffic_error + + + + + TRAFFIC_ERR_BIT_VAL + + + traffic_status_err_bit_valid + + + + + TRAFFIC_ERR_CHK_EN + + + traffic_err_chk_en + + + + + TRAFFIC_INSTR_ADDR_MODE + + + traffic_instr_addr_mode + + + + + TRAFFIC_INSTR_DATA_MODE + + + traffic_instr_data_mode + + + + + TRAFFIC_INSTR_ITER_NUM + + + traffic_instr_num_of_iter + + + + + TRAFFIC_INSTR_NXT_INSTR + + + traffic_instr_nxt_instr + + + + + TRAFFIC_INSTR_RW_MODE + + + traffic_instr_rw_mode + + + + + TRAFFIC_INSTR_RW_SUBMODE + + + traffic_instr_rw_submode + + + + + TRAFFIC_RST + + + traffic_rst + + + + + TRAFFIC_START + + + traffic_start + + + + + TRAFFIC_STATUS_DONE + + + traffic_status_done + + + + + TRAFFIC_STATUS_ERR_TY + + + traffic_status_err_type + + + + + TRAFFIC_STATUS_ERR_TYPE_VAL + + + traffic_status_err_type_valid + + + + + TRAFFIC_STATUS_WD_HANG + + + traffic_status_watch_dog_hang + + + + + TRAFFIC_WR_DONE + + + traffic_wr_done + + + + + WIN_START + + + win_start + + + + + WIN_STATUS + + + win_status + + + + + + + false + + + + + + C0_DDR4_S_AXI_CTRL + + + + + + true + + + + ARADDR + + + c0_ddr4_s_axi_ctrl_araddr + + + + + ARREADY + + + c0_ddr4_s_axi_ctrl_arready + + + + + ARVALID + + + c0_ddr4_s_axi_ctrl_arvalid + + + + + AWADDR + + + c0_ddr4_s_axi_ctrl_awaddr + + + + + AWREADY + + + c0_ddr4_s_axi_ctrl_awready + + + + + AWVALID + + + c0_ddr4_s_axi_ctrl_awvalid + + + + + BREADY + + + c0_ddr4_s_axi_ctrl_bready + + + + + BRESP + + + c0_ddr4_s_axi_ctrl_bresp + + + + + BVALID + + + c0_ddr4_s_axi_ctrl_bvalid + + + + + RDATA + + + c0_ddr4_s_axi_ctrl_rdata + + + + + RREADY + + + c0_ddr4_s_axi_ctrl_rready + + + + + RRESP + + + c0_ddr4_s_axi_ctrl_rresp + + + + + RVALID + + + c0_ddr4_s_axi_ctrl_rvalid + + + + + WDATA + + + c0_ddr4_s_axi_ctrl_wdata + + + + + WREADY + + + c0_ddr4_s_axi_ctrl_wready + + + + + WVALID + + + c0_ddr4_s_axi_ctrl_wvalid + + + + + + FREQ_HZ + 1.665e+08 + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + C0_DDR4_S_AXI + + + + + + true + + + + ARADDR + + + c0_ddr4_s_axi_araddr + + + + + ARBURST + + + c0_ddr4_s_axi_arburst + + + + + ARCACHE + + + c0_ddr4_s_axi_arcache + + + + + ARID + + + c0_ddr4_s_axi_arid + + + + + ARLEN + + + c0_ddr4_s_axi_arlen + + + + + ARLOCK + + + c0_ddr4_s_axi_arlock + + + + + ARPROT + + + c0_ddr4_s_axi_arprot + + + + + ARQOS + + + c0_ddr4_s_axi_arqos + + + + + ARREADY + + + c0_ddr4_s_axi_arready + + + + + ARSIZE + + + c0_ddr4_s_axi_arsize + + + + + ARVALID + + + c0_ddr4_s_axi_arvalid + + + + + AWADDR + + + c0_ddr4_s_axi_awaddr + + + + + AWBURST + + + c0_ddr4_s_axi_awburst + + + + + AWCACHE + + + c0_ddr4_s_axi_awcache + + + + + AWID + + + c0_ddr4_s_axi_awid + + + + + AWLEN + + + c0_ddr4_s_axi_awlen + + + + + AWLOCK + + + c0_ddr4_s_axi_awlock + + + + + AWPROT + + + c0_ddr4_s_axi_awprot + + + + + AWQOS + + + c0_ddr4_s_axi_awqos + + + + + AWREADY + + + c0_ddr4_s_axi_awready + + + + + AWSIZE + + + c0_ddr4_s_axi_awsize + + + + + AWVALID + + + c0_ddr4_s_axi_awvalid + + + + + BID + + + c0_ddr4_s_axi_bid + + + + + BREADY + + + c0_ddr4_s_axi_bready + + + + + BRESP + + + c0_ddr4_s_axi_bresp + + + + + BVALID + + + c0_ddr4_s_axi_bvalid + + + + + RDATA + + + c0_ddr4_s_axi_rdata + + + + + RID + + + c0_ddr4_s_axi_rid + + + + + RLAST + + + c0_ddr4_s_axi_rlast + + + + + RREADY + + + c0_ddr4_s_axi_rready + + + + + RRESP + + + c0_ddr4_s_axi_rresp + + + + + RVALID + + + c0_ddr4_s_axi_rvalid + + + + + WDATA + + + c0_ddr4_s_axi_wdata + + + + + WLAST + + + c0_ddr4_s_axi_wlast + + + + + WREADY + + + c0_ddr4_s_axi_wready + + + + + WSTRB + + + c0_ddr4_s_axi_wstrb + + + + + WVALID + + + c0_ddr4_s_axi_wvalid + + + + + + FREQ_HZ + 1.665e+08 + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + C0_DDR4_ARESETN + + + + true + + + + RST + + + c0_ddr4_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + + false + + + + + + C0_DDR4_RESET + + + + true + + + + RST + + + c0_ddr4_ui_clk_sync_rst + + + + + + POLARITY + ACTIVE_HIGH + + + + + + true + + + + + + C0_DDR4_CLOCK + + + + true + + + + CLK + + + c0_ddr4_ui_clk + + + + + + FREQ_HZ + 1.665e+08 + + + PHASE + 0.00 + + + ASSOCIATED_BUSIF + C0_DDR4_S_AXI:C0_DDR4_S_AXI_CTRL + + + ASSOCIATED_RESET + c0_ddr4_aresetn:c0_ddr4_ui_clk_sync_rst + + + CLK_DOMAIN + + + + none + + + + + + + + true + + + + + + ADDN_UI_CLKOUT1 + + + + true + + + + CLK + + + addn_ui_clkout1 + + + + + + FREQ_HZ + 0 + + + PHASE + 0 + + + ASSOCIATED_ASYNC_RESET + c0_aresetn + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + ADDN_UI_CLKOUT2 + + + + true + + + + CLK + + + addn_ui_clkout2 + + + + + + FREQ_HZ + 0 + + + PHASE + 0 + + + ASSOCIATED_ASYNC_RESET + c0_aresetn + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + ADDN_UI_CLKOUT3 + + + + true + + + + CLK + + + addn_ui_clkout3 + + + + + + FREQ_HZ + 0 + + + PHASE + 0 + + + ASSOCIATED_ASYNC_RESET + c0_aresetn + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + ADDN_UI_CLKOUT4 + + + + true + + + + CLK + + + addn_ui_clkout4 + + + + + + FREQ_HZ + 0 + + + PHASE + 0 + + + ASSOCIATED_ASYNC_RESET + c0_aresetn + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + SYSTEM_RESET + + + + true + + + + RST + + + sys_rst + + + + + + POLARITY + ACTIVE_HIGH + + + BOARD.ASSOCIATED_PARAM + RESET_BOARD_INTERFACE + + + + + + + C0_DDR4_MEMORY_MAP + + C0_DDR4_ADDRESS_BLOCK + 0 + 4294967296 + 32 + memory + read-write + + + + false + + + + + + + C0_DDR4_MEMORY_MAP_CTRL + + C0_REG + 0 + 4096 + 32 + register + read-write + + + + false + + + + + + + + + + xilinx_elaborateports + Elaborate Ports + :vivado.xilinx.com:elaborate.ports + + + outputProductCRC + 8:f1805f89 + + + + + xilinx_elaboratesubcores + Elaborate Sub-Cores + :vivado.xilinx.com:elaborate.subcores + + xilinx_elaboratesubcores_view_fileset + + + + outputProductCRC + 8:f1805f89 + + + + + + + c0_init_calib_complete + + out + + + wire + xilinx_elaborateports + + + + + + + true + + + + + + dbg_clk + + out + + + wire + xilinx_elaborateports + + + + + + + true + + + + + + c0_sys_clk_p + + in + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + c0_sys_clk_n + + in + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + c0_sys_clk_i + + in + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_rd_data_cmp + + out + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_expected_data + + out + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cal_seq + + out + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cal_seq_cnt + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cal_seq_rd_cnt + + out + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_rd_valid + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + dbg_cmp_byte + + out + + 5 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_rd_data + + out + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cplx_config + + out + + 15 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cplx_status + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_io_address + + out + + 27 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_pllGate + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + dbg_phy2clb_fixdly_rdy_low + + out + + 19 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_phy2clb_fixdly_rdy_upp + + out + + 19 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_phy2clb_phy_rdy_low + + out + + 19 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_phy2clb_phy_rdy_upp + + out + + 19 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + cal_r0_status + + out + + 127 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + cal_post_status + + out + + 8 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_bus + + out + + 511 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + c0_ddr4_ecc_err_addr + + out + + 51 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_ecc_single + + out + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_ecc_multiple + + out + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_adr + + out + + 16 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_ba + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_cke + + out + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_cs_n + + out + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_dm_dbi_n + + inout + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_dq + + inout + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_dqs_c + + inout + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_dqs_t + + inout + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_odt + + out + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_parity + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_bg + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_c + + out + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_reset_n + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_act_n + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_ck_c + + out + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_ck_t + + out + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_ui_clk + + out + + + std_logic + xilinx_elaborateports + + + + + + + true + + + + + + c0_ddr4_ui_clk_sync_rst + + out + + + std_logic + xilinx_elaborateports + + + + + + + true + + + + + + c0_ddr4_app_en + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_hi_pri + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_wdf_end + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_wdf_wren + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_correct_en_i + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_rd_data_end + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_rd_data_valid + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_rdy + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_wdf_rdy + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_ref_req + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_ref_ack + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_zq_req + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_zq_ack + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_autoprecharge + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_addr + + in + + 28 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_cmd + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_wdf_data + + in + + 511 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_wdf_mask + + in + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_rd_data + + out + + 511 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_sref_req + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_sref_ack + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_save_req + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_save_ack + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_restore_en + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_restore_complete + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_mem_init_skip + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_select + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_rd_en + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_wr_en + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_addr + + in + + 15 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_wr_data + + in + + 8 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_rd_data + + out + + 8 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_rdy + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_dbg_out + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_aresetn + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_awvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_awready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_awaddr + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_wvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_wready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_wdata + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_bvalid + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_bready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_bresp + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_arvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_arready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_araddr + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_rvalid + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_rready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_rdata + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_rresp + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_interrupt + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awid + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awaddr + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awlen + + in + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awsize + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awburst + + in + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awlock + + in + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awcache + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awprot + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awqos + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wdata + + in + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wstrb + + in + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wlast + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_bready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_bid + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_bresp + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_bvalid + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arid + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_araddr + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arlen + + in + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arsize + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arburst + + in + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arlock + + in + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arcache + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arprot + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arqos + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rlast + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rvalid + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rresp + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rid + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rdata + + out + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_error + + in + + 511 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_wr_done + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_err_bit_valid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_err_type_valid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_err_type + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_done + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_watch_dog_hang + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + win_start + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_clr_error + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + traffic_start + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + traffic_rst + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + traffic_err_chk_en + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + traffic_instr_addr_mode + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_data_mode + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_rw_mode + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_rw_submode + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_num_of_iter + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_nxt_instr + + out + + 5 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + win_status + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + addn_ui_clkout1 + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + addn_ui_clkout2 + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + addn_ui_clkout3 + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + addn_ui_clkout4 + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_mcs_lmb_ce + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_mcs_lmb_ue + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + sys_rst + + in + + + wire + xilinx_elaborateports + + + + + + rdDataEn + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + rdDataEnd + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + per_rd_done + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + rmw_rd_done + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + wrDataEn + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_ACT_n + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mcCasSlot + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mcCasSlot2 + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mcRdCAS + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mcWrCAS + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + winInjTxn + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + winRmw + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + gt_data_ready + + in + + + std_logic + xilinx_elaborateports + + + + + + winRank + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + tCWL + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + wrData + + in + + 511 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + wrDataMask + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + rdData + + out + + 511 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_ADR + + in + + 135 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_BA + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_CKE + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_CS_n + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_ODT + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + dBufAdr + + in + + 4 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + rdDataAddr + + out + + 4 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + wrDataAddr + + out + + 4 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + winBuf + + in + + 4 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_act_n + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_adr + + out + + 16 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_ba + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_bg + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_par + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_cke + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_odt + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_cs_n + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_ck_t + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_ck_c + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_reset_n + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_dm_dbi_n + + inout + + 7 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_dq + + inout + + 63 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_dqs_c + + inout + + 7 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_dqs_t + + inout + + 7 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_BG + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + + + C0.ControllerType + ControllerType + DDR4_SDRAM + + + C0.APP_ADDR_WIDTH + App Address Width + 29 + + + C0.MEM_TYPE + MEM TYPE + DDR4 + + + C0.BUFG_LOC_1 + BUFG LOC1 + X0Y70 + + + C0.BUFG_LOC_2 + BUFG LOC1 + X0Y11 + + + C0.BUFG_DIV_LOC_1 + BUFG DIV LOC1 + X0Y11 + + + C0.BUFG_DIV_LOC_2 + BUFG DIV LOC2 + X0Y10 + + + C0.PBLOCK_SLICE_LOC + PBLOCK SLICE LOC + 0 + + + C0.PBLOCK_RAMB36_LOC + PBLOCK RAMB36 LOC + 0 + + + C0.PBLOCK_RAMB18_LOC + PBLOCK RAMB18 LOC + 0 + + + C0.PBLOCK_SLICE_LOC_SC + PBLOCK SLICE LOC SC + 0 + + + C0.PBLOCK_RAMB36_LOC_SC + PBLOCK RAMB36 LOC SC + 0 + + + C0.PBLOCK_RAMB18_LOC_SC + PBLOCK RAMB18 LOC SC + 0 + + + C0.MMCM_IDX_BANK + MMCM IDX BANK + 1 + + + C0.CENTER_BANK_CLOCK_REGION + CENTER BANK CLOCK REGION + 0 + + + C0.CENTER_BANK_MMCME3_ADV_SITE + CENTER BANK MMCME3 ADV SITE + 0 + + + C0.SYSCLK_CENTER_INFO + SYSCLK CENTER INFO + FALSE + + + PING_PONG_PHY + Ping Pong Phy + 1 + + + C0.DDR4_CS_ADDR + CS Width Check + 29 + + + C0.DDR4_VrefVoltage + Vref Voltage + 0.84 + + + C0.DDR4_AL + Additive Latency + 0 + + + C0.DDR4_DQ_WIDTH + DQ WIDTH + 64 + + + C0.DDR4_nCK_PER_CLK + nCK PER CLK + 4 + + + C0.DDR4_DM_WIDTH + DM WIDTH + 8 + + + C0.DDR4_DQS_WIDTH + DQS WIDTH + 8 + + + C0.DDR4_nCS_PER_RANK + nCS PER RANK + 1 + + + C0.DDR4_MEM_DEVICE_WIDTH + MEM DEVICE WIDTH + 64 + + + C0.DDR4_USE_DM_PORT + USE DM PORT + 1 + + + C0.DDR4_USE_CS_PORT + USE CS PORT + 1 + + + C0.DDR4_ROW_WIDTH + ROW WIDTH + 15 + + + C0.DDR4_ADDR_WIDTH + ADDR WIDTH + 17 + + + C0.DDR4_BANK_WIDTH + BANK WIDTH + 2 + + + C0.DDR4_BANK_GROUP_WIDTH + BANK GROUP WIDTH + 2 + + + LR_WIDTH + LR WIDTH + 1 + + + C0.DDR4_CK_WIDTH + CK WIDTH + 1 + + + C0.DDR4_CKE_WIDTH + CKE WIDTH + 1 + + + C0.DDR4_CS_WIDTH + CS WIDTH + 1 + + + C0.DDR4_ODT_WIDTH + ODT WIDTH + 1 + + + C0.DDR4_MEMORY_TYPE + MEMORY TYPE + UDIMMs + + + C0.DDR4_MEMORY_PART + MEMORY PART + MTA8ATF51264AZ-2G1 + + + C0.DDR4_DATA_MASK + DATA MASK + 8 + + + C0.DDR4_COLUMN_WIDTH + COLUMN WIDTH + 10 + + + C0.DDR4_SPEED_GRADE + SPEED GRADE + 093E + + + C0.DDR4_MEM_DENSITY + MEM DENSITY + 4GB + + + C0.DDR4_MEM_DENSITY_MB + MEM DENSITY MB + 4096 + + + C0.DDR4_MEM_DENSITY_GB + MEM DENSITY GB + 4 + + + C0.DDR4_COMP_DENSITY + COMP DENSITY + 4Gb + + + C0.DDR4_MEM_COMP_WIDTH + MEM COMP WIDTH + 8 + + + C0.DDR4_DATABITS_PER_STROBE + DATABITS PER STROBE + 8 + + + C0.DDR4_MODEL_SPEED_GRADE + MODEL SPEED GRADE + DDR4_938_Timing + + + C0.DDR4_RANK_WIDTH + RANK WIDTH + 1 + + + C0.DDR4_IO_VOLTAGE + IO VOLTAGE + 1.2V + + + C0.DDR4_MIN_PERIOD + MIN PERIOD + 938 + + + C0.DDR4_MAX_PERIOD + MAX PERIOD + 1600 + + + C0.DDR4_MR0 + Mode register_0 value + 0 + + + C0.DDR4_MR2 + Mode register_2 value + 0 + + + C0.DDR4_nAL + Additive Latency in number of clock + 0 + + + C0.DDR4_BURST_MODE + Burst Mode + 0 + + + C0.DDR4_BURST_TYPE + Burst Type + 0 + + + C0.DDR4_CL + Cas Latency + 0 + + + C0.DDR4_CWL + Cas Write Latency + 0 + + + C0.DDR4_OUTPUT_DRV + Output drive Strength + 0 + + + C0.DDR4_RTT_NOM + RTT Nominal + 0 + + + C0.DDR4_RTT_WR + RTT WR + 0 + + + C0.DDR4_MEM + Memory Name + 0 + + + C0.DDR4_DBAW + DBAW + 0 + + + C0.DDR4_tCK + tCK + 1500 + + + C0.DDR4_Configuration + Configuration + 0 + + + C0.DDR4_tCKE + tCKE + 0 + + + C0.DDR4_tFAW + tFAW + 14 + + + C0.DDR4_tFAW_dlr + tFAW_dlr + 16 + + + C0.DDR4_tMRD + tMRD + 2 + + + C0.DDR4_tRAS + tRAS + 22 + + + C0.DDR4_tRCD + tRCD + 10 + + + C0.DDR4_tREFI + tREFI + 5200 + + + C0.DDR4_tRFC + tRFC + 174 + + + C0.DDR4_tRFC_dlr + tRFC_dlr + 60 + + + C0.DDR4_tRP + tRP + 10 + + + C0.DDR4_tWR + tWR + 10 + + + C0.DDR4_tRRD + tRRD + + + + C0.DDR4_tRTP + tRTP + 5 + + + C0.DDR4_tRRD_S + tRRD_S + 3 + + + C0.DDR4_tRRD_L + tRRD_L + 4 + + + C0.DDR4_tRRD_dlr + tRRD_dlr + 4 + + + C0.DDR4_tWTR + tWTR + + + + C0.DDR4_tWTR_S + tWTR_S + 2 + + + C0.DDR4_tWTR_L + tWTR_L + 5 + + + C0.DDR4_tXPR + tXPR + 45 + + + C0.DDR4_tZQI + tZQI + 0 + + + C0.DDR4_tZQCS + tZQCS + 128 + + + C0.DDR4_tZQINIT + tZQINIT + 256 + + + C0.DDR4_tCCD_3ds + tCCD_3ds + 5 + + + C0.DDR4_CLKOUTPHY_MODE + CLKOUTPHY_MODE + VCO + + + C0.DDR4_CLKOUT0_DIVIDE + CLKOUT0_DIVIDE + 9 + + + C0.DDR4_CLKOUT1_DIVIDE + CLKOUT1_DIVIDE + 0 + + + C0.DDR4_CLKFBOUT_MULT + CLKFBOUT_MULT + 15 + + + C0.DDR4_DIVCLK_DIVIDE + DIVCLK DIVIDE + 1 + + + CAL_INPUT_CLK_PERIOD + Calculated Input Clock Period + 10000 + + + C0.DDR4_CLKIN_PERIOD + CLKIN_PERIOD + 10000 + + + C0.DDR4_HR_MIN_FREQ + High Range Supported frequency + 0 + + + C0.DDR4_DCI_CASCADE_CUTOFF + DCI Cascade Cutoff + 938 + + + C0.DDR4_IS_FASTER_SPEED_RAM + Is Faster Speed RAM + No + + + C0.DDR4_AXI_ID_WIDTH + AXI ID Width + 4 + + + C0.DDR4_AXI_ADDR_WIDTH + AXI Address Width + 32 + + + C0.DDR4_AXI_DATA_WIDTH + AXI Data Width + 64 + + + C0.DDR4_MEM_SIZE + Memory Size + 4294967296 + + + C0.DDR4_UI_CLOCK + DDR4 UI CLOCK + 166500000 + + + C0.DDR4_CA_MIRROR + CA MIRROR + 0 + + + C0.DDR4_IS_CUSTOM + IS CUSTOM + false + + + C0.DDR4_AUTO_AP_COL_A3 + AUTO AP COL A3 + 0 + + + C0.DDR4_MCS_ECC + MCS ECC + 0 + + + C0.DDR4_Slot + Slot Type + 1 + + + C0.APP_DATA_WIDTH + APP Data Width + 512 + + + C0.APP_MASK_WIDTH + APP Mask Width + 64 + + + C0.DDR4_StackHeight + 1 + + + CUSTOM_PART_ATTRIBUTES + custom_part_attributes + NONE + + + M_ADDN_UI_CLKOUT1_FREQ_HZ + CLKOUT1 FREQ HZ + 0.0 + + + M_ADDN_UI_CLKOUT2_FREQ_HZ + CLKOUT2 FREQ HZ + 0.0 + + + M_ADDN_UI_CLKOUT3_FREQ_HZ + CLKOUT3 FREQ HZ + 0.0 + + + M_ADDN_UI_CLKOUT4_FREQ_HZ + CLKOUT4 FREQ HZ + 0.0 + + + M_ADDN_UI_CLKOUT1_PHASE + CLKOUT1 PHASE + 0 + + + M_ADDN_UI_CLKOUT2_PHASE + CLKOUT2 PHASE + 0 + + + M_ADDN_UI_CLKOUT3_PHASE + CLKOUT3 PHASE + 0 + + + M_ADDN_UI_CLKOUT4_PHASE + CLKOUT4 PHASE + 0 + + + CLKOUT0_DIVIDE + CLKOUT0 DIVIDE + 0 + + + CLKOUT1_DIVIDE + CLKOUT1 DIVIDE + 0 + + + CLKOUT2_DIVIDE + CLKOUT2 DIVIDE + 0 + + + CLKOUT3_DIVIDE + CLKOUT3 DIVIDE + 0 + + + CLKOUT4_DIVIDE + CLKOUT4 DIVIDE + 0 + + + CLKOUT6_DIVIDE + CLKOUT6 DIVIDE + 0 + + + Debug_Signal + Disable + + + Simulation_Mode + Simulation Mode + 0 + + + + + + choice_list_09ec3310 + Single + Dual + + + choice_list_157065e4 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + 8 + 9 + 10 + 11 + 12 + 13 + 14 + 15 + 16 + 17 + 18 + 19 + 20 + 21 + 22 + 23 + 24 + 25 + 26 + 27 + 28 + 29 + 30 + 31 + 32 + + + choice_list_165ed04b + 64 + + + choice_list_266493f0 + DDR4_SDRAM + + + choice_list_28391b73 + 1.2V + + + choice_list_2b96b8de + Differential + No_Buffer + + + choice_list_301b19dd + ON + OFF + + + choice_list_30636008 + 4:1 + + + choice_list_34c5244e + Components + UDIMMs + SODIMMs + RDIMMs + LRDIMMs + + + choice_list_4665eb01 + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + + + choice_list_4e3dbc0a + SIMPLE_TG + ADVANCED_TG + + + choice_list_67b045e5 + BFM + Unisim + + + choice_list_687ca1a5 + None + 500 + 375 + 300 + 250 + 214 + 188 + 167 + 150 + 136 + 125 + 115 + 107 + 100 + 94 + 88 + 83 + 79 + 75 + 71 + 68 + 65 + 63 + 60 + 58 + 56 + 54 + 52 + 50 + 48 + 47 + 45 + 44 + 43 + 42 + 41 + 39 + 38 + 37 + 36 + 35 + 34 + 33 + 32 + 31 + 30 + 29 + 28 + 27 + 26 + 25 + 24 + 23 + 22 + 21 + 20 + 19 + 18 + 17 + 16 + 15 + 14 + 13 + 12 + + + choice_list_6a9416ad + MTA8ATF51264AZ-2G1 + MTA9ASF51272AZ-2G1 + MTA18ASF1G72AZ-2G1 + MTA8ATF1G64AZ-2G3 + MTA16ATF2G64AZ-2G3 + MTA9ASF1G72AZ-2G3 + MTA18ASF2G72AZ-2G3 + MTA4ATF51264AZ-2G3 + + + choice_list_8b4f223f + Strict + Normal + + + choice_list_8d3f5284 + DM_NO_DBI + DM_DBI_RD + NO_DM_DBI_RD + NO_DM_DBI_WR + NO_DM_DBI_WR_RD + + + choice_list_98f5c8fa + RZQ/6 + + + choice_list_a187d5e4 + 512 + 1024 + + + choice_list_ac75ef1e + Custom + + + choice_list_ad101c66 + RZQ/7 + RZQ/6 + + + choice_list_ae57517c + 9 + + + choice_list_c89503c8 + ROW_BANK_COLUMN + BANK_ROW_COLUMN + ROW_COLUMN_BANK + ROW_COLUMN_BANK_INTLV + + + choice_list_d6556846 + 32 + 64 + 128 + 256 + 512 + + + choice_list_d8920bdd + 8 + + + choice_list_df7e3f8b + Sequential + Interleaved + + + choice_list_e7093afb + 25 + 26 + 27 + 28 + 29 + 30 + 31 + 32 + 33 + 34 + 35 + 36 + + + choice_list_ed30197c + TDM + ROUND_ROBIN + RD_PRI_REG + RD_PRI_REG_STARVE_LIMIT + WRITE_PRIORITY_REG + WRITE_PRIORITY + + + choice_list_ef319ec8 + Differential + Single_Ended + No_Buffer + + + choice_list_f3cd92fb + Disable + Enable + + + choice_list_ff0950bb + 0 + CL-1 + CL-2 + + + choice_pairs_01257c99 + Complete_Memory_Controller + Phy_Only_Single + Phy_Only_PingPong + + + choice_pairs_05415bea + 14000 + 13999 + 13200 + 13199 + 12000 + 11999 + 10801 + 10800 + 10500 + 10499 + 10000 + 9601 + 9600 + 9599 + 9000 + 8999 + 8572 + 8571 + 8400 + 8399 + 8000 + 7715 + 7714 + 7501 + 7500 + 7499 + 7201 + 7200 + 7000 + 6999 + 6858 + 6857 + 6500 + 6499 + 6000 + 5999 + 5573 + 5572 + 5571 + 5401 + 5400 + 5335 + 5334 + 5333 + 5000 + 4876 + 4875 + 4801 + 4800 + 4715 + 4714 + 4667 + 4666 + 4573 + 4572 + 4571 + 4500 + 4499 + 4446 + 4445 + 4444 + 4401 + 4400 + 4286 + 4285 + 4223 + 4222 + 4126 + 4125 + 4124 + 4000 + 3858 + 3857 + 3779 + 3778 + 3777 + 3715 + 3714 + 3601 + 3600 + 3563 + 3562 + 3557 + 3556 + 3555 + 3500 + 3499 + 3429 + 3428 + 3335 + 3334 + 3333 + 3250 + 3249 + 3188 + 3187 + 3112 + 3111 + 3000 + 2999 + 2889 + 2888 + 2801 + 2800 + 2787 + 2786 + 2785 + 2751 + 2750 + 2701 + 2700 + 2668 + 2667 + 2666 + 2641 + 2640 + 2639 + 2625 + 2624 + 2572 + 2571 + 2500 + 2445 + 2444 + 2438 + 2437 + 2401 + 2400 + 2399 + 2334 + 2333 + 2287 + 2286 + 2250 + 2249 + 2223 + 2222 + 2201 + 2200 + 2161 + 2160 + 2143 + 2142 + 2112 + 2111 + 2100 + 2099 + 2063 + 2062 + 2000 + 1960 + 1959 + 1921 + 1920 + 1919 + 1890 + 1889 + 1888 + 1886 + 1885 + 1858 + 1857 + 1801 + 1800 + 1799 + 1782 + 1781 + 1779 + 1778 + 1777 + 1750 + 1749 + 1715 + 1714 + 1680 + 1679 + 1668 + 1667 + 1666 + 1625 + 1624 + 1600 + 1594 + 1593 + 1592 + 1591 + 1556 + 1555 + 1544 + 1543 + + + + + xilinx_elaboratesubcores_view_fileset + + ip_0/phy_ddr4_udimm_microblaze_mcs.xci + xci + + + ip_0/phy_ddr4_udimm_microblaze_mcs.xml + xml + + + ip_1/phy_ddr4_udimm_phy.xci + xci + + + ip_1/phy_ddr4_udimm_phy.xml + xml + + + + + + phy_ddr4_udimm + + + + instance_path + inst/u_ddr_cal_riu/mcs0/inst/microblaze_I + + + bootloop_file + sw/calibration_0/Debug/calibration_ddr.elf + + + endian + little + + + processor_type + MICROBLAZE-LE + + + is_visible + false + + + + + DDR4 Interface Generator for Ultrascale Architecture + + + C0.ControllerType + DDR4_SDRAM + + + + false + + + + + + IOPowerReduction + OFF + + + Enable_SysPorts + Auto assign static ports + true + + + Phy_Only + Phy_Only_Single + + + RESET_BOARD_INTERFACE + Custom + + + + true + + + + + + C0_CLOCK_BOARD_INTERFACE + Custom + + + + true + + + + + + IS_FROM_PHY + 1 + + + RECONFIG_XSDB_SAVE_RESTORE + false + + + AL_SEL + 0 + + + Example_TG + SIMPLE_TG + + + + false + + + + + + C0.DDR4_Clamshell + false + + + + false + + + + + + C0.MIGRATION + false + + + TIMING_OP1 + false + + + TIMING_OP2 + false + + + TIMING_3DS + false + + + SET_DW_TO_40 + false + + + DIFF_TERM_SYSCLK + false + + + C0_DDR4_BOARD_INTERFACE + Custom + + + + true + + + + + + C0.DDR4_TimePeriod + 1500 + + + C0.DDR4_InputClockPeriod + 10000 + + + C0.DDR4_Specify_MandD + false + + + C0.DDR4_CLKFBOUT_MULT + 15 + + + + false + + + + + + C0.DDR4_DIVCLK_DIVIDE + 1 + + + + false + + + + + + C0.DDR4_CLKOUT0_DIVIDE + 9 + + + + false + + + + + + C0.DDR4_PhyClockRatio + 4:1 + + + C0.DDR4_MemoryType + UDIMMs + + + C0.DDR4_MemoryPart + MTA8ATF51264AZ-2G1 + + + C0.DDR4_Slot + Single + + + C0.DDR4_MemoryVoltage + 1.2V + + + C0.DDR4_DataWidth + 64 + + + C0.DDR4_DataMask + DM_NO_DBI + + + C0.DDR4_Ecc + false + + + + false + + + + + + C0.DDR4_MCS_ECC + false + + + C0.DDR4_AxiSelection + false + + + + false + + + + + + C0.DDR4_AUTO_AP_COL_A3 + false + + + C0.DDR4_Ordering + Normal + + + C0.DDR4_BurstLength + 8 + + + + false + + + + + + C0.DDR4_BurstType + Sequential + + + C0.DDR4_OutputDriverImpedenceControl + RZQ/7 + + + C0.DDR4_OnDieTermination + RZQ/6 + + + C0.DDR4_CasLatency + 9 + + + C0.DDR4_CasWriteLatency + 9 + + + C0.DDR4_ChipSelect + true + + + C0.DDR4_isCKEShared + false + + + C0.DDR4_AxiDataWidth + 64 + + + C0.DDR4_AxiArbitrationScheme + RD_PRI_REG + + + C0.DDR4_AxiNarrowBurst + false + + + C0.DDR4_AxiAddressWidth + 32 + + + C0.DDR4_AxiIDWidth + 4 + + + C0.DDR4_Capacity + 512 + + + C0.DDR4_Mem_Add_Map + ROW_COLUMN_BANK + + + C0.DDR4_MemoryName + MainMemory + + + C0.DDR4_AutoPrecharge + false + + + + false + + + + + + C0.DDR4_UserRefresh_ZQCS + false + + + + false + + + + + + C0.DDR4_CustomParts + no_file_loaded + + + file_csv + + false + + + + + + C0.DDR4_isCustom + false + + + C0.DDR4_SELF_REFRESH + false + + + + false + + + + + + C0.DDR4_SAVE_RESTORE + false + + + ADDN_UI_CLKOUT1_FREQ_HZ + None + + + ADDN_UI_CLKOUT2_FREQ_HZ + None + + + ADDN_UI_CLKOUT3_FREQ_HZ + None + + + ADDN_UI_CLKOUT4_FREQ_HZ + None + + + CLKOUT6 + false + + + Component_Name + phy_ddr4_udimm + + + No_Controller + 1 + + + System_Clock + Differential + + + Reference_Clock + Differential + + + Debug_Signal + Disable + + + IO_Power_Reduction + IO_Power_Reduction + false + + + DCI_Cascade + DCI Cascade + false + + + Default_Bank_Selections + Default Bank Selections + false + + + Simulation_Mode + BFM + + + PARTIAL_RECONFIG_FLOW_MIG + false + + + + false + + + + + + MCS_DBG_EN + false + + + C0.DDR4_CK_SKEW_0 + 0 + + + C0.DDR4_CK_SKEW_1 + 0 + + + C0.DDR4_CK_SKEW_2 + 0 + + + C0.DDR4_CK_SKEW_3 + 0 + + + C0.DDR4_ADDR_SKEW_0 + 0 + + + C0.DDR4_ADDR_SKEW_1 + 0 + + + C0.DDR4_ADDR_SKEW_2 + 0 + + + C0.DDR4_ADDR_SKEW_3 + 0 + + + C0.DDR4_ADDR_SKEW_4 + 0 + + + C0.DDR4_ADDR_SKEW_5 + 0 + + + C0.DDR4_ADDR_SKEW_6 + 0 + + + C0.DDR4_ADDR_SKEW_7 + 0 + + + C0.DDR4_ADDR_SKEW_8 + 0 + + + C0.DDR4_ADDR_SKEW_9 + 0 + + + C0.DDR4_ADDR_SKEW_10 + 0 + + + C0.DDR4_ADDR_SKEW_11 + 0 + + + C0.DDR4_ADDR_SKEW_12 + 0 + + + C0.DDR4_ADDR_SKEW_13 + 0 + + + C0.DDR4_ADDR_SKEW_14 + 0 + + + C0.DDR4_ADDR_SKEW_15 + 0 + + + C0.DDR4_ADDR_SKEW_16 + 0 + + + C0.DDR4_ADDR_SKEW_17 + 0 + + + C0.DDR4_BA_SKEW_0 + 0 + + + C0.DDR4_BA_SKEW_1 + 0 + + + C0.DDR4_BG_SKEW_0 + 0 + + + C0.DDR4_BG_SKEW_1 + 0 + + + C0.DDR4_CS_SKEW_0 + 0 + + + C0.DDR4_CS_SKEW_1 + 0 + + + C0.DDR4_CS_SKEW_2 + 0 + + + C0.DDR4_CS_SKEW_3 + 0 + + + C0.DDR4_CKE_SKEW_0 + 0 + + + C0.DDR4_CKE_SKEW_1 + 0 + + + C0.DDR4_CKE_SKEW_2 + 0 + + + C0.DDR4_CKE_SKEW_3 + 0 + + + C0.DDR4_ACT_SKEW + 0 + + + C0.DDR4_PAR_SKEW + 0 + + + C0.DDR4_ODT_SKEW_0 + 0 + + + C0.DDR4_ODT_SKEW_1 + 0 + + + C0.DDR4_ODT_SKEW_2 + 0 + + + C0.DDR4_ODT_SKEW_3 + 0 + + + C0.DDR4_LR_SKEW_0 + 0 + + + C0.DDR4_LR_SKEW_1 + 0 + + + C0.ADDR_WIDTH + ADDR WIDTH + 17 + + + C0.BANK_GROUP_WIDTH + BANK GROUP WIDTH + 2 + + + C0.LR_WIDTH + LR WIDTH + 1 + + + C0.CK_WIDTH + CK WIDTH + 1 + + + C0.CKE_WIDTH + CKE WIDTH + 1 + + + C0.CS_WIDTH + CS WIDTH + 1 + + + C0.ODT_WIDTH + ODT WIDTH + 1 + + + C0.StackHeight + 1 + + + PING_PONG_PHY + Ping Pong Phy + 1 + + + + + DDR4 SDRAM (MIG) + 5 + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/bd_9d69.bd b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/bd_9d69.bd new file mode 100644 index 0000000..ee1ca98 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/bd_9d69.bd @@ -0,0 +1,441 @@ + + + + + xilinx.com + BlockDiagram + bd_9d69 + 1.00.a + + + isTop + true + + + + + IO + + + + + + TRACE + + + + + + CLK.CLK + Clk + Clock + + + + + + + CLK + + + Clk + + + + + + FREQ_HZ + 100000000 + + + + + + + + PHASE + 0.000 + + + + + + + + ASSOCIATED_ASYNC_RESET + Reset + + + + + + + + + + RST.RESET + Reset + Reset + + + + + + + RST + + + Reset + + + + + + POLARITY + ACTIVE_HIGH + + + + + + + + + + + + + BlockDiagram + :vivado.xilinx.com: + + + + + + Clk + + in + + + + Reset + + in + + + + + + + + xilinx.com + BlockDiagram + bd_9d69_imp + 1.00.a + + + microblaze_I + + + bd_9d69_microblaze_I_0 + 17 + mb_microblaze_0 + 0 + 1 + 1 + 0 + 1 + 1 + 1 + 0 + 3 + 0 + 0 + + + + + rst_0 + + + bd_9d69_rst_0_0 + + + + ilmb + + + bd_9d69_ilmb_0 + 2 + + + + dlmb + + + bd_9d69_dlmb_0 + 3 + + + + dlmb_cntlr + + + bd_9d69_dlmb_cntlr_0 + 0x0000000000000000 + 0x000000000000FFFF + 0x00000000C0010000 + + + + + ilmb_cntlr + + + bd_9d69_ilmb_cntlr_0 + 0x0000000000000000 + 0x000000000000FFFF + 0x0000000080010000 + + + + lmb_bram_I + + + bd_9d69_lmb_bram_I_0 + True_Dual_Port_RAM + + + + second_dlmb_cntlr + + + bd_9d69_second_dlmb_cntlr_0 + 0x0000000000010000 + 0x0000000000017FFF + 0x00000000C0010000 + + + + + second_ilmb_cntlr + + + bd_9d69_second_ilmb_cntlr_0 + 0x0000000000010000 + 0x0000000000017FFF + 0x0000000080010000 + + + + second_lmb_bram_I + + + bd_9d69_second_lmb_bram_I_0 + True_Dual_Port_RAM + + + + iomodule_0 + + + bd_9d69_iomodule_0_0 + iomodule + 0x0000000080000000 + 0x000000008000FFFF + 0x00000000C0000000 + 1 + 0x00000000C0000000 + 0x00000000FFFFFFFF + 0x00000000C0000000 + 1 + 1 + 17 + + + + + + ilmb + + + + + dlmb + + + + + ilmb_sl_0 + + + + + dlmb_sl_0 + + + + + dlmb_sl_1 + + + + + ilmb_port + + + + + dlmb_port + + + + + ilmb_sl_1 + + + + + dlmb_sl_2 + + + + + ilmb_port_2 + + + + + dlmb_port_2 + + + + + + + Clk2 + + + + + + + + + + + + + Reset + + + + + MB_Reset + + + + + LMB_Rst2 + + + + + + + + + + IO_Rst + + + + + + + + + + + + + + + + xilinx.com + Addressing/microblaze_I + microblaze + 10.0 + + + DLMB + + + + + + + + ILMB + + + + + + + + + + Data + 4G + 32 + + + SEG_dlmb_cntlr_Mem + /dlmb_cntlr/SLMB/Mem + 0x00000000 + 64K + + + SEG_iomodule_0_IO + /iomodule_0/SLMB/IO + 0xC0000000 + 1G + + + SEG_iomodule_0_Reg + /iomodule_0/SLMB/Reg + 0x80000000 + 64K + + + SEG_second_dlmb_cntlr_Mem + /second_dlmb_cntlr/SLMB/Mem + 0x00010000 + 32K + + + + + Instruction + 4G + 32 + + + SEG_ilmb_cntlr_Mem + /ilmb_cntlr/SLMB/Mem + 0x00000000 + 64K + + + SEG_second_ilmb_cntlr_Mem + /second_ilmb_cntlr/SLMB/Mem + 0x00010000 + 32K + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/bd_9d69.bxml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/bd_9d69.bxml new file mode 100644 index 0000000..61f2511 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/bd_9d69.bxml @@ -0,0 +1,100 @@ + + + + Composite Fileset + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/hdl/bd_9d69_wrapper.v b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/hdl/bd_9d69_wrapper.v new file mode 100644 index 0000000..8059f19 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/hdl/bd_9d69_wrapper.v @@ -0,0 +1,173 @@ +//Copyright 1986-2018 Xilinx, Inc. All Rights Reserved. +//-------------------------------------------------------------------------------- +//Command: generate_target bd_9d69_wrapper.bd +//Design : bd_9d69_wrapper +//Purpose: IP block netlist +//-------------------------------------------------------------------------------- +`timescale 1 ps / 1 ps + +module bd_9d69_wrapper + (Clk, + IO_addr_strobe, + IO_address, + IO_byte_enable, + IO_read_data, + IO_read_strobe, + IO_ready, + IO_write_data, + IO_write_strobe, + Reset, + TRACE_data_access, + TRACE_data_address, + TRACE_data_byte_enable, + TRACE_data_read, + TRACE_data_write, + TRACE_data_write_value, + TRACE_dcache_hit, + TRACE_dcache_rdy, + TRACE_dcache_read, + TRACE_dcache_req, + TRACE_delay_slot, + TRACE_ex_piperun, + TRACE_exception_kind, + TRACE_exception_taken, + TRACE_icache_hit, + TRACE_icache_rdy, + TRACE_icache_req, + TRACE_instruction, + TRACE_jump_hit, + TRACE_jump_taken, + TRACE_mb_halted, + TRACE_mem_piperun, + TRACE_msr_reg, + TRACE_new_reg_value, + TRACE_of_piperun, + TRACE_pc, + TRACE_pid_reg, + TRACE_reg_addr, + TRACE_reg_write, + TRACE_valid_instr); + input Clk; + output IO_addr_strobe; + output [31:0]IO_address; + output [3:0]IO_byte_enable; + input [31:0]IO_read_data; + output IO_read_strobe; + input IO_ready; + output [31:0]IO_write_data; + output IO_write_strobe; + input Reset; + output TRACE_data_access; + output [0:31]TRACE_data_address; + output [0:3]TRACE_data_byte_enable; + output TRACE_data_read; + output TRACE_data_write; + output [0:31]TRACE_data_write_value; + output TRACE_dcache_hit; + output TRACE_dcache_rdy; + output TRACE_dcache_read; + output TRACE_dcache_req; + output TRACE_delay_slot; + output TRACE_ex_piperun; + output [0:4]TRACE_exception_kind; + output TRACE_exception_taken; + output TRACE_icache_hit; + output TRACE_icache_rdy; + output TRACE_icache_req; + output [0:31]TRACE_instruction; + output TRACE_jump_hit; + output TRACE_jump_taken; + output TRACE_mb_halted; + output TRACE_mem_piperun; + output [0:14]TRACE_msr_reg; + output [0:31]TRACE_new_reg_value; + output TRACE_of_piperun; + output [0:31]TRACE_pc; + output [0:7]TRACE_pid_reg; + output [0:4]TRACE_reg_addr; + output TRACE_reg_write; + output TRACE_valid_instr; + + wire Clk; + wire IO_addr_strobe; + wire [31:0]IO_address; + wire [3:0]IO_byte_enable; + wire [31:0]IO_read_data; + wire IO_read_strobe; + wire IO_ready; + wire [31:0]IO_write_data; + wire IO_write_strobe; + wire Reset; + wire TRACE_data_access; + wire [0:31]TRACE_data_address; + wire [0:3]TRACE_data_byte_enable; + wire TRACE_data_read; + wire TRACE_data_write; + wire [0:31]TRACE_data_write_value; + wire TRACE_dcache_hit; + wire TRACE_dcache_rdy; + wire TRACE_dcache_read; + wire TRACE_dcache_req; + wire TRACE_delay_slot; + wire TRACE_ex_piperun; + wire [0:4]TRACE_exception_kind; + wire TRACE_exception_taken; + wire TRACE_icache_hit; + wire TRACE_icache_rdy; + wire TRACE_icache_req; + wire [0:31]TRACE_instruction; + wire TRACE_jump_hit; + wire TRACE_jump_taken; + wire TRACE_mb_halted; + wire TRACE_mem_piperun; + wire [0:14]TRACE_msr_reg; + wire [0:31]TRACE_new_reg_value; + wire TRACE_of_piperun; + wire [0:31]TRACE_pc; + wire [0:7]TRACE_pid_reg; + wire [0:4]TRACE_reg_addr; + wire TRACE_reg_write; + wire TRACE_valid_instr; + + bd_9d69 bd_9d69_i + (.Clk(Clk), + .IO_addr_strobe(IO_addr_strobe), + .IO_address(IO_address), + .IO_byte_enable(IO_byte_enable), + .IO_read_data(IO_read_data), + .IO_read_strobe(IO_read_strobe), + .IO_ready(IO_ready), + .IO_write_data(IO_write_data), + .IO_write_strobe(IO_write_strobe), + .Reset(Reset), + .TRACE_data_access(TRACE_data_access), + .TRACE_data_address(TRACE_data_address), + .TRACE_data_byte_enable(TRACE_data_byte_enable), + .TRACE_data_read(TRACE_data_read), + .TRACE_data_write(TRACE_data_write), + .TRACE_data_write_value(TRACE_data_write_value), + .TRACE_dcache_hit(TRACE_dcache_hit), + .TRACE_dcache_rdy(TRACE_dcache_rdy), + .TRACE_dcache_read(TRACE_dcache_read), + .TRACE_dcache_req(TRACE_dcache_req), + .TRACE_delay_slot(TRACE_delay_slot), + .TRACE_ex_piperun(TRACE_ex_piperun), + .TRACE_exception_kind(TRACE_exception_kind), + .TRACE_exception_taken(TRACE_exception_taken), + .TRACE_icache_hit(TRACE_icache_hit), + .TRACE_icache_rdy(TRACE_icache_rdy), + .TRACE_icache_req(TRACE_icache_req), + .TRACE_instruction(TRACE_instruction), + .TRACE_jump_hit(TRACE_jump_hit), + .TRACE_jump_taken(TRACE_jump_taken), + .TRACE_mb_halted(TRACE_mb_halted), + .TRACE_mem_piperun(TRACE_mem_piperun), + .TRACE_msr_reg(TRACE_msr_reg), + .TRACE_new_reg_value(TRACE_new_reg_value), + .TRACE_of_piperun(TRACE_of_piperun), + .TRACE_pc(TRACE_pc), + .TRACE_pid_reg(TRACE_pid_reg), + .TRACE_reg_addr(TRACE_reg_addr), + .TRACE_reg_write(TRACE_reg_write), + .TRACE_valid_instr(TRACE_valid_instr)); +endmodule diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_0/bd_9d69_microblaze_I_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_0/bd_9d69_microblaze_I_0.xci new file mode 100644 index 0000000..0003d0d --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_0/bd_9d69_microblaze_I_0.xci @@ -0,0 +1,955 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9d69_microblaze_I_0 + + + + 100000000 + 0.000 + + 30000000 + 0.000 + 1 + 32 + 0 + LEVEL_HIGH + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 100000000 + 0 + 0 + 0 + 0 + 0 + 100000000 + 1 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + 0 + 0 + LEVEL_HIGH + 0 + 0 + 0 + 100000000 + 0 + 0 + 0 + 0 + 0 + 100000000 + 1 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 1 + 0 + undef + 0.000 + 1 + 0 + 0 + 0 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 17 + 1 + 1 + 0 + 1 + 3 + 0 + 0x0000000000000000 + 0 + 8192 + 32 + 17 + 0 + 0x0000000000000000 + 8192 + 0 + 0 + 0x000000003FFFFFFF + 4 + 0 + 0 + 32 + 0 + 5 + 0 + 0 + 1 + 0 + 0 + 8192 + 0 + 0 + 0 + 1 + 0 + 1 + 1 + virtexuplus + 0 + 0 + 100000000 + 0 + 0 + 32 + 0 + 0x0000000000000000 + 0 + 0 + 0x000000003FFFFFFF + 4 + 0 + 0 + 0 + 0 + bd_9d69_microblaze_I_0 + 2 + 0 + 0 + 1 + 0 + 0 + 4 + 2 + 0 + 3 + 16 + 32 + 32 + 0 + 31 + 32 + 0 + 0 + 32 + 32 + 31 + 32 + 0 + 1 + 0 + 0 + 2 + 2 + 1 + 1 + 2 + 0 + 0 + 17 + 32 + 0 + 0x00 + 0x00000000 + 0x00000000 + 0 + 0 + 1 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 32 + 17 + 1 + 1 + 0 + 1 + 3 + 0 + 0x00000000 + 0 + 8192 + 32 + 17 + 0 + 0x0000000000000000 + 8192 + 0 + 0 + 0x000000003FFFFFFF + 4 + 0 + 0 + 0 + 32 + 0 + 5 + 0 + 0 + 1 + 0 + 0 + 8192 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 1 + 0 + 1 + 0 + 0 + 100000000 + 0 + 0 + 0 + 0x0000000000000000 + 0 + 0 + 0x000000003FFFFFFF + 4 + 0 + 0 + 0 + 0 + 0 + mb_microblaze_0 + 2 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 4 + 2 + 0 + 3 + 16 + 32 + 5 + 5 + 1 + 0 + 1 + 1 + 0 + 31 + 1 + 32 + 32 + 0 + 1 + 0 + 32 + 5 + 5 + 1 + 1 + 1 + 0 + 31 + 1 + 32 + 32 + 1 + 0 + 1 + 0 + 0 + 2 + 2 + 1 + 1 + 2 + 0 + 0 + 17 + 0 + 0x00 + 0x00000000 + 0 + 0 + 0 + 0 + 0 + 0 + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 32 + GENERIC + 0 + 1 + 0 + 1 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + bd_9d69_microblaze_I_0 + 0 + 0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 7 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_0/bd_9d69_microblaze_I_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_0/bd_9d69_microblaze_I_0.xml new file mode 100644 index 0000000..e98e8b8 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_0/bd_9d69_microblaze_I_0.xml @@ -0,0 +1,26887 @@ + + + xilinx.com + customized_ip + bd_9d69_microblaze_I_0 + 1.0 + + + CLK.CLK + Clk + Clock input + + + + + + + CLK + + + Clk + + + + + + ASSOCIATED_BUSIF + M0_AXIS:S0_AXIS:M1_AXIS:S1_AXIS:M2_AXIS:S2_AXIS:M3_AXIS:S3_AXIS:M4_AXIS:S4_AXIS:M5_AXIS:S5_AXIS:M6_AXIS:S6_AXIS:M7_AXIS:S7_AXIS:M8_AXIS:S8_AXIS:M9_AXIS:S9_AXIS:M10_AXIS:S10_AXIS:M11_AXIS:S11_AXIS:M12_AXIS:S12_AXIS:M13_AXIS:S13_AXIS:M14_AXIS:S14_AXIS:M15_AXIS:S15_AXIS:DLMB:ILMB:M_AXI_DP:M_AXI_IP:M_AXI_DC:M_AXI_IC:M_ACE_DC:M_ACE_IC:MON_DLMB:MON_ILMB:MON_AXI_DP:MON_AXI_IP:MON_AXI_DC:MON_AXI_IC:MON_ACE_DC:MON_ACE_IC + + + ASSOCIATED_RESET + Reset + + + FREQ_HZ + Clk frequency + Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.RESET + Reset + Reset + + + + + + + RST + + + Reset + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PROCESSOR + + + + + INTERRUPT + INTERRUPT + Interrupt Input + + + + + + + ACK + + + Interrupt_Ack + + + + + ADDRESS + + + Interrupt_Address + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + LOW_LATENCY + 0 + + + + + + true + + + + + + MON_INTERRUPT + INTERRUPT + Interrupt Input + + + + + + + ACK + + + Interrupt_Ack + + + + + ADDRESS + + + Interrupt_Address + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + LOW_LATENCY + 0 + + + + + + false + + + + + + DLMB + DLMB + Data Local Memory Bus + + + + + + + + + ABUS + + + Data_Addr + + + + + ADDRSTROBE + + + D_AS + + + + + BE + + + Byte_Enable + + + + + CE + + + DCE + + + + + READDBUS + + + Data_Read + + + + + READSTROBE + + + Read_Strobe + + + + + READY + + + DReady + + + + + UE + + + DUE + + + + + WAIT + + + DWait + + + + + WRITEDBUS + + + Data_Write + + + + + WRITESTROBE + + + Write_Strobe + + + + + + ADDR_WIDTH + 32 + + + DATA_WIDTH + 32 + + + READ_WRITE_MODE + READ_WRITE + + + + + + true + + + + + + MON_DLMB + DLMB + Data Local Memory Bus Monitor + + + + + + + ABUS + + + Data_Addr + + + + + ADDRSTROBE + + + D_AS + + + + + BE + + + Byte_Enable + + + + + CE + + + DCE + + + + + READDBUS + + + Data_Read + + + + + READSTROBE + + + Read_Strobe + + + + + READY + + + DReady + + + + + UE + + + DUE + + + + + WAIT + + + DWait + + + + + WRITEDBUS + + + Data_Write + + + + + WRITESTROBE + + + Write_Strobe + + + + + + ADDR_WIDTH + 32 + + + DATA_WIDTH + 32 + + + READ_WRITE_MODE + READ_WRITE + + + + + + false + + + + + + ILMB + ILMB + Instruction Local Memory Bus + + + + + + + + + ABUS + + + Instr_Addr + + + + + ADDRSTROBE + + + I_AS + + + + + CE + + + ICE + + + + + READDBUS + + + Instr + + + + + READSTROBE + + + IFetch + + + + + READY + + + IReady + + + + + UE + + + IUE + + + + + WAIT + + + IWAIT + + + + + + ADDR_WIDTH + 32 + + + DATA_WIDTH + 32 + + + READ_WRITE_MODE + READ_ONLY + + + + + + true + + + + + + MON_ILMB + ILMB + Instruction Local Memory Bus Monitor + + + + + + + ABUS + + + Instr_Addr + + + + + ADDRSTROBE + + + I_AS + + + + + CE + + + ICE + + + + + READDBUS + + + Instr + + + + + READSTROBE + + + IFetch + + + + + READY + + + IReady + + + + + UE + + + IUE + + + + + WAIT + + + IWAIT + + + + + + ADDR_WIDTH + 32 + + + DATA_WIDTH + 32 + + + READ_WRITE_MODE + READ_ONLY + + + + + + false + + + + + + M_AXI_DP + M_AXI_DP + Master AXI4 Data Peripheral Interface + + + + + + + + + ARADDR + + + M_AXI_DP_ARADDR + + + + + ARBURST + + + M_AXI_DP_ARBURST + + + + + ARCACHE + + + M_AXI_DP_ARCACHE + + + + + ARID + + + M_AXI_DP_ARID + + + + + ARLEN + + + M_AXI_DP_ARLEN + + + + + ARLOCK + + + M_AXI_DP_ARLOCK + + + + + ARPROT + + + M_AXI_DP_ARPROT + + + + + ARQOS + + + M_AXI_DP_ARQOS + + + + + ARREADY + + + M_AXI_DP_ARREADY + + + + + ARSIZE + + + M_AXI_DP_ARSIZE + + + + + ARVALID + + + M_AXI_DP_ARVALID + + + + + AWADDR + + + M_AXI_DP_AWADDR + + + + + AWBURST + + + M_AXI_DP_AWBURST + + + + + AWCACHE + + + M_AXI_DP_AWCACHE + + + + + AWID + + + M_AXI_DP_AWID + + + + + AWLEN + + + M_AXI_DP_AWLEN + + + + + AWLOCK + + + M_AXI_DP_AWLOCK + + + + + AWPROT + + + M_AXI_DP_AWPROT + + + + + AWQOS + + + M_AXI_DP_AWQOS + + + + + AWREADY + + + M_AXI_DP_AWREADY + + + + + AWSIZE + + + M_AXI_DP_AWSIZE + + + + + AWVALID + + + M_AXI_DP_AWVALID + + + + + BID + + + M_AXI_DP_BID + + + + + BREADY + + + M_AXI_DP_BREADY + + + + + BRESP + + + M_AXI_DP_BRESP + + + + + BVALID + + + M_AXI_DP_BVALID + + + + + RDATA + + + M_AXI_DP_RDATA + + + + + RID + + + M_AXI_DP_RID + + + + + RLAST + + + M_AXI_DP_RLAST + + + + + RREADY + + + M_AXI_DP_RREADY + + + + + RRESP + + + M_AXI_DP_RRESP + + + + + RVALID + + + M_AXI_DP_RVALID + + + + + WDATA + + + M_AXI_DP_WDATA + + + + + WLAST + + + M_AXI_DP_WLAST + + + + + WREADY + + + M_AXI_DP_WREADY + + + + + WSTRB + + + M_AXI_DP_WSTRB + + + + + WVALID + + + M_AXI_DP_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 0 + + + DATA_WIDTH + 32 + + + ADDR_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 1 + + + NUM_WRITE_OUTSTANDING + 1 + + + NUM_READ_THREADS + 1 + + + NUM_WRITE_THREADS + 1 + + + MAX_BURST_LENGTH + 1 + + + PROTOCOL + AXI4LITE + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + MON_AXI_DP + M_AXI_DP + Master AXI4 Data Peripheral Interface Monitor + + + + + + + ARADDR + + + M_AXI_DP_ARADDR + + + + + ARBURST + + + M_AXI_DP_ARBURST + + + + + ARCACHE + + + M_AXI_DP_ARCACHE + + + + + ARID + + + M_AXI_DP_ARID + + + + + ARLEN + + + M_AXI_DP_ARLEN + + + + + ARLOCK + + + M_AXI_DP_ARLOCK + + + + + ARPROT + + + M_AXI_DP_ARPROT + + + + + ARQOS + + + M_AXI_DP_ARQOS + + + + + ARREADY + + + M_AXI_DP_ARREADY + + + + + ARSIZE + + + M_AXI_DP_ARSIZE + + + + + ARVALID + + + M_AXI_DP_ARVALID + + + + + AWADDR + + + M_AXI_DP_AWADDR + + + + + AWBURST + + + M_AXI_DP_AWBURST + + + + + AWCACHE + + + M_AXI_DP_AWCACHE + + + + + AWID + + + M_AXI_DP_AWID + + + + + AWLEN + + + M_AXI_DP_AWLEN + + + + + AWLOCK + + + M_AXI_DP_AWLOCK + + + + + AWPROT + + + M_AXI_DP_AWPROT + + + + + AWQOS + + + M_AXI_DP_AWQOS + + + + + AWREADY + + + M_AXI_DP_AWREADY + + + + + AWSIZE + + + M_AXI_DP_AWSIZE + + + + + AWVALID + + + M_AXI_DP_AWVALID + + + + + BID + + + M_AXI_DP_BID + + + + + BREADY + + + M_AXI_DP_BREADY + + + + + BRESP + + + M_AXI_DP_BRESP + + + + + BVALID + + + M_AXI_DP_BVALID + + + + + RDATA + + + M_AXI_DP_RDATA + + + + + RID + + + M_AXI_DP_RID + + + + + RLAST + + + M_AXI_DP_RLAST + + + + + RREADY + + + M_AXI_DP_RREADY + + + + + RRESP + + + M_AXI_DP_RRESP + + + + + RVALID + + + M_AXI_DP_RVALID + + + + + WDATA + + + M_AXI_DP_WDATA + + + + + WLAST + + + M_AXI_DP_WLAST + + + + + WREADY + + + M_AXI_DP_WREADY + + + + + WSTRB + + + M_AXI_DP_WSTRB + + + + + WVALID + + + M_AXI_DP_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 0 + + + DATA_WIDTH + 32 + + + ADDR_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 1 + + + NUM_WRITE_OUTSTANDING + 1 + + + NUM_READ_THREADS + 1 + + + NUM_WRITE_THREADS + 1 + + + MAX_BURST_LENGTH + 1 + + + PROTOCOL + AXI4LITE + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + M_AXI_IP + M_AXI_IP + Master AXI4 Instruction Peripheral Interface + + + + + + + + + ARADDR + + + M_AXI_IP_ARADDR + + + + + ARBURST + + + M_AXI_IP_ARBURST + + + + + ARCACHE + + + M_AXI_IP_ARCACHE + + + + + ARID + + + M_AXI_IP_ARID + + + + + ARLEN + + + M_AXI_IP_ARLEN + + + + + ARLOCK + + + M_AXI_IP_ARLOCK + + + + + ARPROT + + + M_AXI_IP_ARPROT + + + + + ARQOS + + + M_AXI_IP_ARQOS + + + + + ARREADY + + + M_AXI_IP_ARREADY + + + + + ARSIZE + + + M_AXI_IP_ARSIZE + + + + + ARVALID + + + M_AXI_IP_ARVALID + + + + + AWADDR + + + M_AXI_IP_AWADDR + + + + + AWBURST + + + M_AXI_IP_AWBURST + + + + + AWCACHE + + + M_AXI_IP_AWCACHE + + + + + AWID + + + M_AXI_IP_AWID + + + + + AWLEN + + + M_AXI_IP_AWLEN + + + + + AWLOCK + + + M_AXI_IP_AWLOCK + + + + + AWPROT + + + M_AXI_IP_AWPROT + + + + + AWQOS + + + M_AXI_IP_AWQOS + + + + + AWREADY + + + M_AXI_IP_AWREADY + + + + + AWSIZE + + + M_AXI_IP_AWSIZE + + + + + AWVALID + + + M_AXI_IP_AWVALID + + + + + BID + + + M_AXI_IP_BID + + + + + BREADY + + + M_AXI_IP_BREADY + + + + + BRESP + + + M_AXI_IP_BRESP + + + + + BVALID + + + M_AXI_IP_BVALID + + + + + RDATA + + + M_AXI_IP_RDATA + + + + + RID + + + M_AXI_IP_RID + + + + + RLAST + + + M_AXI_IP_RLAST + + + + + RREADY + + + M_AXI_IP_RREADY + + + + + RRESP + + + M_AXI_IP_RRESP + + + + + RVALID + + + M_AXI_IP_RVALID + + + + + WDATA + + + M_AXI_IP_WDATA + + + + + WLAST + + + M_AXI_IP_WLAST + + + + + WREADY + + + M_AXI_IP_WREADY + + + + + WSTRB + + + M_AXI_IP_WSTRB + + + + + WVALID + + + M_AXI_IP_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 0 + + + DATA_WIDTH + 32 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4LITE + + + NUM_READ_OUTSTANDING + 1 + + + NUM_READ_THREADS + 1 + + + MAX_BURST_LENGTH + 1 + + + HAS_WSTRB + 0 + + + HAS_BRESP + 0 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + MON_AXI_IP + M_AXI_IP + Master AXI4 Instruction Peripheral Interface Monitor + + + + + + + ARADDR + + + M_AXI_IP_ARADDR + + + + + ARBURST + + + M_AXI_IP_ARBURST + + + + + ARCACHE + + + M_AXI_IP_ARCACHE + + + + + ARID + + + M_AXI_IP_ARID + + + + + ARLEN + + + M_AXI_IP_ARLEN + + + + + ARLOCK + + + M_AXI_IP_ARLOCK + + + + + ARPROT + + + M_AXI_IP_ARPROT + + + + + ARQOS + + + M_AXI_IP_ARQOS + + + + + ARREADY + + + M_AXI_IP_ARREADY + + + + + ARSIZE + + + M_AXI_IP_ARSIZE + + + + + ARVALID + + + M_AXI_IP_ARVALID + + + + + AWADDR + + + M_AXI_IP_AWADDR + + + + + AWBURST + + + M_AXI_IP_AWBURST + + + + + AWCACHE + + + M_AXI_IP_AWCACHE + + + + + AWID + + + M_AXI_IP_AWID + + + + + AWLEN + + + M_AXI_IP_AWLEN + + + + + AWLOCK + + + M_AXI_IP_AWLOCK + + + + + AWPROT + + + M_AXI_IP_AWPROT + + + + + AWQOS + + + M_AXI_IP_AWQOS + + + + + AWREADY + + + M_AXI_IP_AWREADY + + + + + AWSIZE + + + M_AXI_IP_AWSIZE + + + + + AWVALID + + + M_AXI_IP_AWVALID + + + + + BID + + + M_AXI_IP_BID + + + + + BREADY + + + M_AXI_IP_BREADY + + + + + BRESP + + + M_AXI_IP_BRESP + + + + + BVALID + + + M_AXI_IP_BVALID + + + + + RDATA + + + M_AXI_IP_RDATA + + + + + RID + + + M_AXI_IP_RID + + + + + RLAST + + + M_AXI_IP_RLAST + + + + + RREADY + + + M_AXI_IP_RREADY + + + + + RRESP + + + M_AXI_IP_RRESP + + + + + RVALID + + + M_AXI_IP_RVALID + + + + + WDATA + + + M_AXI_IP_WDATA + + + + + WLAST + + + M_AXI_IP_WLAST + + + + + WREADY + + + M_AXI_IP_WREADY + + + + + WSTRB + + + M_AXI_IP_WSTRB + + + + + WVALID + + + M_AXI_IP_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 0 + + + DATA_WIDTH + 32 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4LITE + + + NUM_READ_OUTSTANDING + 1 + + + NUM_READ_THREADS + 1 + + + MAX_BURST_LENGTH + 1 + + + HAS_WSTRB + 0 + + + HAS_BRESP + 0 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + M0_AXIS + M0_AXIS + Master AXI4 Stream Interface 0 + + + + + + + TDATA + + + M0_AXIS_TDATA + + + + + TLAST + + + M0_AXIS_TLAST + + + + + TREADY + + + M0_AXIS_TREADY + + + + + TVALID + + + M0_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S0_AXIS + S0_AXIS + Slave AXI4 Stream Interface 0 + + + + + + + TDATA + + + S0_AXIS_TDATA + + + + + TLAST + + + S0_AXIS_TLAST + + + + + TREADY + + + S0_AXIS_TREADY + + + + + TVALID + + + S0_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M1_AXIS + M1_AXIS + Master AXI4 Stream Interface 1 + + + + + + + TDATA + + + M1_AXIS_TDATA + + + + + TLAST + + + M1_AXIS_TLAST + + + + + TREADY + + + M1_AXIS_TREADY + + + + + TVALID + + + M1_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S1_AXIS + S1_AXIS + Slave AXI4 Stream Interface 1 + + + + + + + TDATA + + + S1_AXIS_TDATA + + + + + TLAST + + + S1_AXIS_TLAST + + + + + TREADY + + + S1_AXIS_TREADY + + + + + TVALID + + + S1_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M2_AXIS + M2_AXIS + Master AXI4 Stream Interface 2 + + + + + + + TDATA + + + M2_AXIS_TDATA + + + + + TLAST + + + M2_AXIS_TLAST + + + + + TREADY + + + M2_AXIS_TREADY + + + + + TVALID + + + M2_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S2_AXIS + S2_AXIS + Slave AXI4 Stream Interface 2 + + + + + + + TDATA + + + S2_AXIS_TDATA + + + + + TLAST + + + S2_AXIS_TLAST + + + + + TREADY + + + S2_AXIS_TREADY + + + + + TVALID + + + S2_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M3_AXIS + M3_AXIS + Master AXI4 Stream Interface 3 + + + + + + + TDATA + + + M3_AXIS_TDATA + + + + + TLAST + + + M3_AXIS_TLAST + + + + + TREADY + + + M3_AXIS_TREADY + + + + + TVALID + + + M3_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S3_AXIS + S3_AXIS + Slave AXI4 Stream Interface 3 + + + + + + + TDATA + + + S3_AXIS_TDATA + + + + + TLAST + + + S3_AXIS_TLAST + + + + + TREADY + + + S3_AXIS_TREADY + + + + + TVALID + + + S3_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M4_AXIS + M4_AXIS + Master AXI4 Stream Interface 4 + + + + + + + TDATA + + + M4_AXIS_TDATA + + + + + TLAST + + + M4_AXIS_TLAST + + + + + TREADY + + + M4_AXIS_TREADY + + + + + TVALID + + + M4_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S4_AXIS + S4_AXIS + Slave AXI4 Stream Interface 4 + + + + + + + TDATA + + + S4_AXIS_TDATA + + + + + TLAST + + + S4_AXIS_TLAST + + + + + TREADY + + + S4_AXIS_TREADY + + + + + TVALID + + + S4_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M5_AXIS + M5_AXIS + Master AXI4 Stream Interface 5 + + + + + + + TDATA + + + M5_AXIS_TDATA + + + + + TLAST + + + M5_AXIS_TLAST + + + + + TREADY + + + M5_AXIS_TREADY + + + + + TVALID + + + M5_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S5_AXIS + S5_AXIS + Slave AXI4 Stream Interface 5 + + + + + + + TDATA + + + S5_AXIS_TDATA + + + + + TLAST + + + S5_AXIS_TLAST + + + + + TREADY + + + S5_AXIS_TREADY + + + + + TVALID + + + S5_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M6_AXIS + M6_AXIS + Master AXI4 Stream Interface 6 + + + + + + + TDATA + + + M6_AXIS_TDATA + + + + + TLAST + + + M6_AXIS_TLAST + + + + + TREADY + + + M6_AXIS_TREADY + + + + + TVALID + + + M6_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S6_AXIS + S6_AXIS + Slave AXI4 Stream Interface 6 + + + + + + + TDATA + + + S6_AXIS_TDATA + + + + + TLAST + + + S6_AXIS_TLAST + + + + + TREADY + + + S6_AXIS_TREADY + + + + + TVALID + + + S6_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M7_AXIS + M7_AXIS + Master AXI4 Stream Interface 7 + + + + + + + TDATA + + + M7_AXIS_TDATA + + + + + TLAST + + + M7_AXIS_TLAST + + + + + TREADY + + + M7_AXIS_TREADY + + + + + TVALID + + + M7_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S7_AXIS + S7_AXIS + Slave AXI4 Stream Interface 7 + + + + + + + TDATA + + + S7_AXIS_TDATA + + + + + TLAST + + + S7_AXIS_TLAST + + + + + TREADY + + + S7_AXIS_TREADY + + + + + TVALID + + + S7_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M8_AXIS + M8_AXIS + Master AXI4 Stream Interface 8 + + + + + + + TDATA + + + M8_AXIS_TDATA + + + + + TLAST + + + M8_AXIS_TLAST + + + + + TREADY + + + M8_AXIS_TREADY + + + + + TVALID + + + M8_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S8_AXIS + S8_AXIS + Slave AXI4 Stream Interface 8 + + + + + + + TDATA + + + S8_AXIS_TDATA + + + + + TLAST + + + S8_AXIS_TLAST + + + + + TREADY + + + S8_AXIS_TREADY + + + + + TVALID + + + S8_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M9_AXIS + M9_AXIS + Master AXI4 Stream Interface 9 + + + + + + + TDATA + + + M9_AXIS_TDATA + + + + + TLAST + + + M9_AXIS_TLAST + + + + + TREADY + + + M9_AXIS_TREADY + + + + + TVALID + + + M9_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S9_AXIS + S9_AXIS + Slave AXI4 Stream Interface 9 + + + + + + + TDATA + + + S9_AXIS_TDATA + + + + + TLAST + + + S9_AXIS_TLAST + + + + + TREADY + + + S9_AXIS_TREADY + + + + + TVALID + + + S9_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M10_AXIS + M10_AXIS + Master AXI4 Stream Interface 10 + + + + + + + TDATA + + + M10_AXIS_TDATA + + + + + TLAST + + + M10_AXIS_TLAST + + + + + TREADY + + + M10_AXIS_TREADY + + + + + TVALID + + + M10_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S10_AXIS + S10_AXIS + Slave AXI4 Stream Interface 10 + + + + + + + TDATA + + + S10_AXIS_TDATA + + + + + TLAST + + + S10_AXIS_TLAST + + + + + TREADY + + + S10_AXIS_TREADY + + + + + TVALID + + + S10_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M11_AXIS + M11_AXIS + Master AXI4 Stream Interface 11 + + + + + + + TDATA + + + M11_AXIS_TDATA + + + + + TLAST + + + M11_AXIS_TLAST + + + + + TREADY + + + M11_AXIS_TREADY + + + + + TVALID + + + M11_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S11_AXIS + S11_AXIS + Slave AXI4 Stream Interface 11 + + + + + + + TDATA + + + S11_AXIS_TDATA + + + + + TLAST + + + S11_AXIS_TLAST + + + + + TREADY + + + S11_AXIS_TREADY + + + + + TVALID + + + S11_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M12_AXIS + M12_AXIS + Master AXI4 Stream Interface 12 + + + + + + + TDATA + + + M12_AXIS_TDATA + + + + + TLAST + + + M12_AXIS_TLAST + + + + + TREADY + + + M12_AXIS_TREADY + + + + + TVALID + + + M12_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S12_AXIS + S12_AXIS + Slave AXI4 Stream Interface 12 + + + + + + + TDATA + + + S12_AXIS_TDATA + + + + + TLAST + + + S12_AXIS_TLAST + + + + + TREADY + + + S12_AXIS_TREADY + + + + + TVALID + + + S12_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M13_AXIS + M13_AXIS + Master AXI4 Stream Interface 13 + + + + + + + TDATA + + + M13_AXIS_TDATA + + + + + TLAST + + + M13_AXIS_TLAST + + + + + TREADY + + + M13_AXIS_TREADY + + + + + TVALID + + + M13_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S13_AXIS + S13_AXIS + Slave AXI4 Stream Interface 13 + + + + + + + TDATA + + + S13_AXIS_TDATA + + + + + TLAST + + + S13_AXIS_TLAST + + + + + TREADY + + + S13_AXIS_TREADY + + + + + TVALID + + + S13_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M14_AXIS + M14_AXIS + Master AXI4 Stream Interface 14 + + + + + + + TDATA + + + M14_AXIS_TDATA + + + + + TLAST + + + M14_AXIS_TLAST + + + + + TREADY + + + M14_AXIS_TREADY + + + + + TVALID + + + M14_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S14_AXIS + S14_AXIS + Slave AXI4 Stream Interface 14 + + + + + + + TDATA + + + S14_AXIS_TDATA + + + + + TLAST + + + S14_AXIS_TLAST + + + + + TREADY + + + S14_AXIS_TREADY + + + + + TVALID + + + S14_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M15_AXIS + M15_AXIS + Master AXI4 Stream Interface 15 + + + + + + + TDATA + + + M15_AXIS_TDATA + + + + + TLAST + + + M15_AXIS_TLAST + + + + + TREADY + + + M15_AXIS_TREADY + + + + + TVALID + + + M15_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S15_AXIS + S15_AXIS + Slave AXI4 Stream Interface 15 + + + + + + + TDATA + + + S15_AXIS_TDATA + + + + + TLAST + + + S15_AXIS_TLAST + + + + + TREADY + + + S15_AXIS_TREADY + + + + + TVALID + + + S15_AXIS_TVALID + + + + + + TDATA_NUM_BYTES + 1 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M_AXI_DC + M_AXI_DC + Master AXI4 Data Cache Interface + + + + + + + + + ARADDR + + + M_AXI_DC_ARADDR + + + + + ARBURST + + + M_AXI_DC_ARBURST + + + + + ARCACHE + + + M_AXI_DC_ARCACHE + + + + + ARID + + + M_AXI_DC_ARID + + + + + ARLEN + + + M_AXI_DC_ARLEN + + + + + ARLOCK + + + M_AXI_DC_ARLOCK + + + + + ARPROT + + + M_AXI_DC_ARPROT + + + + + ARQOS + + + M_AXI_DC_ARQOS + + + + + ARREADY + + + M_AXI_DC_ARREADY + + + + + ARSIZE + + + M_AXI_DC_ARSIZE + + + + + ARUSER + + + M_AXI_DC_ARUSER + + + + + ARVALID + + + M_AXI_DC_ARVALID + + + + + AWADDR + + + M_AXI_DC_AWADDR + + + + + AWBURST + + + M_AXI_DC_AWBURST + + + + + AWCACHE + + + M_AXI_DC_AWCACHE + + + + + AWID + + + M_AXI_DC_AWID + + + + + AWLEN + + + M_AXI_DC_AWLEN + + + + + AWLOCK + + + M_AXI_DC_AWLOCK + + + + + AWPROT + + + M_AXI_DC_AWPROT + + + + + AWQOS + + + M_AXI_DC_AWQOS + + + + + AWREADY + + + M_AXI_DC_AWREADY + + + + + AWSIZE + + + M_AXI_DC_AWSIZE + + + + + AWUSER + + + M_AXI_DC_AWUSER + + + + + AWVALID + + + M_AXI_DC_AWVALID + + + + + BID + + + M_AXI_DC_BID + + + + + BREADY + + + M_AXI_DC_BREADY + + + + + BRESP + + + M_AXI_DC_BRESP + + + + + BUSER + + + M_AXI_DC_BUSER + + + + + BVALID + + + M_AXI_DC_BVALID + + + + + RDATA + + + M_AXI_DC_RDATA + + + + + RID + + + M_AXI_DC_RID + + + + + RLAST + + + M_AXI_DC_RLAST + + + + + RREADY + + + M_AXI_DC_RREADY + + + + + RRESP + + + M_AXI_DC_RRESP + + + + + RUSER + + + M_AXI_DC_RUSER + + + + + RVALID + + + M_AXI_DC_RVALID + + + + + WDATA + + + M_AXI_DC_WDATA + + + + + WLAST + + + M_AXI_DC_WLAST + + + + + WREADY + + + M_AXI_DC_WREADY + + + + + WSTRB + + + M_AXI_DC_WSTRB + + + + + WUSER + + + M_AXI_DC_WUSER + + + + + WVALID + + + M_AXI_DC_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 1 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4 + + + AWUSER_WIDTH + 0 + + + ARUSER_WIDTH + 0 + + + WUSER_WIDTH + 0 + + + WUSER_BITS_PER_BYTE + 0 + + + RUSER_WIDTH + 0 + + + RUSER_BITS_PER_BYTE + 0 + + + BUSER_WIDTH + 0 + + + NUM_READ_OUTSTANDING + 2 + + + NUM_WRITE_OUTSTANDING + 32 + + + NUM_READ_THREADS + 1 + + + NUM_WRITE_THREADS + 1 + + + DATA_WIDTH + 32 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + + false + + + + + + MON_AXI_DC + M_AXI_DC + Master AXI4 Data Cache Interface Monitor + + + + + + + ARADDR + + + M_AXI_DC_ARADDR + + + + + ARBURST + + + M_AXI_DC_ARBURST + + + + + ARCACHE + + + M_AXI_DC_ARCACHE + + + + + ARID + + + M_AXI_DC_ARID + + + + + ARLEN + + + M_AXI_DC_ARLEN + + + + + ARLOCK + + + M_AXI_DC_ARLOCK + + + + + ARPROT + + + M_AXI_DC_ARPROT + + + + + ARQOS + + + M_AXI_DC_ARQOS + + + + + ARREADY + + + M_AXI_DC_ARREADY + + + + + ARSIZE + + + M_AXI_DC_ARSIZE + + + + + ARUSER + + + M_AXI_DC_ARUSER + + + + + ARVALID + + + M_AXI_DC_ARVALID + + + + + AWADDR + + + M_AXI_DC_AWADDR + + + + + AWBURST + + + M_AXI_DC_AWBURST + + + + + AWCACHE + + + M_AXI_DC_AWCACHE + + + + + AWID + + + M_AXI_DC_AWID + + + + + AWLEN + + + M_AXI_DC_AWLEN + + + + + AWLOCK + + + M_AXI_DC_AWLOCK + + + + + AWPROT + + + M_AXI_DC_AWPROT + + + + + AWQOS + + + M_AXI_DC_AWQOS + + + + + AWREADY + + + M_AXI_DC_AWREADY + + + + + AWSIZE + + + M_AXI_DC_AWSIZE + + + + + AWUSER + + + M_AXI_DC_AWUSER + + + + + AWVALID + + + M_AXI_DC_AWVALID + + + + + BID + + + M_AXI_DC_BID + + + + + BREADY + + + M_AXI_DC_BREADY + + + + + BRESP + + + M_AXI_DC_BRESP + + + + + BUSER + + + M_AXI_DC_BUSER + + + + + BVALID + + + M_AXI_DC_BVALID + + + + + RDATA + + + M_AXI_DC_RDATA + + + + + RID + + + M_AXI_DC_RID + + + + + RLAST + + + M_AXI_DC_RLAST + + + + + RREADY + + + M_AXI_DC_RREADY + + + + + RRESP + + + M_AXI_DC_RRESP + + + + + RUSER + + + M_AXI_DC_RUSER + + + + + RVALID + + + M_AXI_DC_RVALID + + + + + WDATA + + + M_AXI_DC_WDATA + + + + + WLAST + + + M_AXI_DC_WLAST + + + + + WREADY + + + M_AXI_DC_WREADY + + + + + WSTRB + + + M_AXI_DC_WSTRB + + + + + WUSER + + + M_AXI_DC_WUSER + + + + + WVALID + + + M_AXI_DC_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 1 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4 + + + AWUSER_WIDTH + 0 + + + ARUSER_WIDTH + 0 + + + WUSER_WIDTH + 0 + + + WUSER_BITS_PER_BYTE + 0 + + + RUSER_WIDTH + 0 + + + RUSER_BITS_PER_BYTE + 0 + + + BUSER_WIDTH + 0 + + + NUM_READ_OUTSTANDING + 2 + + + NUM_WRITE_OUTSTANDING + 32 + + + NUM_READ_THREADS + 1 + + + NUM_WRITE_THREADS + 1 + + + DATA_WIDTH + 32 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + + false + + + + + + M_ACE_DC + M_ACE_DC + Master ACE Data Cache Interface + + + + + + + + + ACADDR + + + M_AXI_DC_ACADDR + + + + + ACPROT + + + M_AXI_DC_ACPROT + + + + + ACREADY + + + M_AXI_DC_ACREADY + + + + + ACSNOOP + + + M_AXI_DC_ACSNOOP + + + + + ACVALID + + + M_AXI_DC_ACVALID + + + + + ARADDR + + + M_AXI_DC_ARADDR + + + + + ARBAR + + + M_AXI_DC_ARBAR + + + + + ARBURST + + + M_AXI_DC_ARBURST + + + + + ARCACHE + + + M_AXI_DC_ARCACHE + + + + + ARDOMAIN + + + M_AXI_DC_ARDOMAIN + + + + + ARID + + + M_AXI_DC_ARID + + + + + ARLEN + + + M_AXI_DC_ARLEN + + + + + ARLOCK + + + M_AXI_DC_ARLOCK + + + + + ARPROT + + + M_AXI_DC_ARPROT + + + + + ARQOS + + + M_AXI_DC_ARQOS + + + + + ARREADY + + + M_AXI_DC_ARREADY + + + + + ARSIZE + + + M_AXI_DC_ARSIZE + + + + + ARSNOOP + + + M_AXI_DC_ARSNOOP + + + + + ARUSER + + + M_AXI_DC_ARUSER + + + + + ARVALID + + + M_AXI_DC_ARVALID + + + + + AWADDR + + + M_AXI_DC_AWADDR + + + + + AWBAR + + + M_AXI_DC_AWBAR + + + + + AWBURST + + + M_AXI_DC_AWBURST + + + + + AWCACHE + + + M_AXI_DC_AWCACHE + + + + + AWDOMAIN + + + M_AXI_DC_AWDOMAIN + + + + + AWID + + + M_AXI_DC_AWID + + + + + AWLEN + + + M_AXI_DC_AWLEN + + + + + AWLOCK + + + M_AXI_DC_AWLOCK + + + + + AWPROT + + + M_AXI_DC_AWPROT + + + + + AWQOS + + + M_AXI_DC_AWQOS + + + + + AWREADY + + + M_AXI_DC_AWREADY + + + + + AWSIZE + + + M_AXI_DC_AWSIZE + + + + + AWSNOOP + + + M_AXI_DC_AWSNOOP + + + + + AWUSER + + + M_AXI_DC_AWUSER + + + + + AWVALID + + + M_AXI_DC_AWVALID + + + + + BID + + + M_AXI_DC_BID + + + + + BREADY + + + M_AXI_DC_BREADY + + + + + BRESP + + + M_AXI_DC_BRESP + + + + + BUSER + + + M_AXI_DC_BUSER + + + + + BVALID + + + M_AXI_DC_BVALID + + + + + CDDATA + + + M_AXI_DC_CDDATA + + + + + CDLAST + + + M_AXI_DC_CDLAST + + + + + CDREADY + + + M_AXI_DC_CDREADY + + + + + CDVALID + + + M_AXI_DC_CDVALID + + + + + CRREADY + + + M_AXI_DC_CRREADY + + + + + CRRESP + + + M_AXI_DC_CRRESP + + + + + CRVALID + + + M_AXI_DC_CRVALID + + + + + RACK + + + M_AXI_DC_RACK + + + + + RDATA + + + M_AXI_DC_RDATA + + + + + RID + + + M_AXI_DC_RID + + + + + RLAST + + + M_AXI_DC_RLAST + + + + + RREADY + + + M_AXI_DC_RREADY + + + + + RRESP + + + M_AXI_DC_RRESP + + + + + RUSER + + + M_AXI_DC_RUSER + + + + + RVALID + + + M_AXI_DC_RVALID + + + + + WACK + + + M_AXI_DC_WACK + + + + + WDATA + + + M_AXI_DC_WDATA + + + + + WLAST + + + M_AXI_DC_WLAST + + + + + WREADY + + + M_AXI_DC_WREADY + + + + + WSTRB + + + M_AXI_DC_WSTRB + + + + + WUSER + + + M_AXI_DC_WUSER + + + + + WVALID + + + M_AXI_DC_WVALID + + + + + + ID_WIDTH + 1 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + ACE + + + NUM_READ_OUTSTANDING + 2 + + + NUM_WRITE_OUTSTANDING + 32 + + + DATA_WIDTH + 32 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + + + + false + + + + + + MON_ACE_DC + M_ACE_DC + Master ACE Data Cache Interface Monitor + + + + + + + ACADDR + + + M_AXI_DC_ACADDR + + + + + ACPROT + + + M_AXI_DC_ACPROT + + + + + ACREADY + + + M_AXI_DC_ACREADY + + + + + ACSNOOP + + + M_AXI_DC_ACSNOOP + + + + + ACVALID + + + M_AXI_DC_ACVALID + + + + + ARADDR + + + M_AXI_DC_ARADDR + + + + + ARBAR + + + M_AXI_DC_ARBAR + + + + + ARBURST + + + M_AXI_DC_ARBURST + + + + + ARCACHE + + + M_AXI_DC_ARCACHE + + + + + ARDOMAIN + + + M_AXI_DC_ARDOMAIN + + + + + ARID + + + M_AXI_DC_ARID + + + + + ARLEN + + + M_AXI_DC_ARLEN + + + + + ARLOCK + + + M_AXI_DC_ARLOCK + + + + + ARPROT + + + M_AXI_DC_ARPROT + + + + + ARQOS + + + M_AXI_DC_ARQOS + + + + + ARREADY + + + M_AXI_DC_ARREADY + + + + + ARSIZE + + + M_AXI_DC_ARSIZE + + + + + ARSNOOP + + + M_AXI_DC_ARSNOOP + + + + + ARUSER + + + M_AXI_DC_ARUSER + + + + + ARVALID + + + M_AXI_DC_ARVALID + + + + + AWADDR + + + M_AXI_DC_AWADDR + + + + + AWBAR + + + M_AXI_DC_AWBAR + + + + + AWBURST + + + M_AXI_DC_AWBURST + + + + + AWCACHE + + + M_AXI_DC_AWCACHE + + + + + AWDOMAIN + + + M_AXI_DC_AWDOMAIN + + + + + AWID + + + M_AXI_DC_AWID + + + + + AWLEN + + + M_AXI_DC_AWLEN + + + + + AWLOCK + + + M_AXI_DC_AWLOCK + + + + + AWPROT + + + M_AXI_DC_AWPROT + + + + + AWQOS + + + M_AXI_DC_AWQOS + + + + + AWREADY + + + M_AXI_DC_AWREADY + + + + + AWSIZE + + + M_AXI_DC_AWSIZE + + + + + AWSNOOP + + + M_AXI_DC_AWSNOOP + + + + + AWUSER + + + M_AXI_DC_AWUSER + + + + + AWVALID + + + M_AXI_DC_AWVALID + + + + + BID + + + M_AXI_DC_BID + + + + + BREADY + + + M_AXI_DC_BREADY + + + + + BRESP + + + M_AXI_DC_BRESP + + + + + BUSER + + + M_AXI_DC_BUSER + + + + + BVALID + + + M_AXI_DC_BVALID + + + + + CDDATA + + + M_AXI_DC_CDDATA + + + + + CDLAST + + + M_AXI_DC_CDLAST + + + + + CDREADY + + + M_AXI_DC_CDREADY + + + + + CDVALID + + + M_AXI_DC_CDVALID + + + + + CRREADY + + + M_AXI_DC_CRREADY + + + + + CRRESP + + + M_AXI_DC_CRRESP + + + + + CRVALID + + + M_AXI_DC_CRVALID + + + + + RACK + + + M_AXI_DC_RACK + + + + + RDATA + + + M_AXI_DC_RDATA + + + + + RID + + + M_AXI_DC_RID + + + + + RLAST + + + M_AXI_DC_RLAST + + + + + RREADY + + + M_AXI_DC_RREADY + + + + + RRESP + + + M_AXI_DC_RRESP + + + + + RUSER + + + M_AXI_DC_RUSER + + + + + RVALID + + + M_AXI_DC_RVALID + + + + + WACK + + + M_AXI_DC_WACK + + + + + WDATA + + + M_AXI_DC_WDATA + + + + + WLAST + + + M_AXI_DC_WLAST + + + + + WREADY + + + M_AXI_DC_WREADY + + + + + WSTRB + + + M_AXI_DC_WSTRB + + + + + WUSER + + + M_AXI_DC_WUSER + + + + + WVALID + + + M_AXI_DC_WVALID + + + + + + ID_WIDTH + 1 + + + READ_WRITE_MODE + READ_WRITE + + + SUPPORTS_NARROW_BURST + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + ACE + + + NUM_READ_OUTSTANDING + 2 + + + NUM_WRITE_OUTSTANDING + 32 + + + DATA_WIDTH + 32 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + + + + false + + + + + + M_AXI_IC + M_AXI_IC + Master AXI4 Instruction Cache Interface + + + + + + + + + ARADDR + + + M_AXI_IC_ARADDR + + + + + ARBURST + + + M_AXI_IC_ARBURST + + + + + ARCACHE + + + M_AXI_IC_ARCACHE + + + + + ARID + + + M_AXI_IC_ARID + + + + + ARLEN + + + M_AXI_IC_ARLEN + + + + + ARLOCK + + + M_AXI_IC_ARLOCK + + + + + ARPROT + + + M_AXI_IC_ARPROT + + + + + ARQOS + + + M_AXI_IC_ARQOS + + + + + ARREADY + + + M_AXI_IC_ARREADY + + + + + ARSIZE + + + M_AXI_IC_ARSIZE + + + + + ARUSER + + + M_AXI_IC_ARUSER + + + + + ARVALID + + + M_AXI_IC_ARVALID + + + + + AWADDR + + + M_AXI_IC_AWADDR + + + + + AWBURST + + + M_AXI_IC_AWBURST + + + + + AWCACHE + + + M_AXI_IC_AWCACHE + + + + + AWID + + + M_AXI_IC_AWID + + + + + AWLEN + + + M_AXI_IC_AWLEN + + + + + AWLOCK + + + M_AXI_IC_AWLOCK + + + + + AWPROT + + + M_AXI_IC_AWPROT + + + + + AWQOS + + + M_AXI_IC_AWQOS + + + + + AWREADY + + + M_AXI_IC_AWREADY + + + + + AWSIZE + + + M_AXI_IC_AWSIZE + + + + + AWUSER + + + M_AXI_IC_AWUSER + + + + + AWVALID + + + M_AXI_IC_AWVALID + + + + + BID + + + M_AXI_IC_BID + + + + + BREADY + + + M_AXI_IC_BREADY + + + + + BRESP + + + M_AXI_IC_BRESP + + + + + BUSER + + + M_AXI_IC_BUSER + + + + + BVALID + + + M_AXI_IC_BVALID + + + + + RDATA + + + M_AXI_IC_RDATA + + + + + RID + + + M_AXI_IC_RID + + + + + RLAST + + + M_AXI_IC_RLAST + + + + + RREADY + + + M_AXI_IC_RREADY + + + + + RRESP + + + M_AXI_IC_RRESP + + + + + RUSER + + + M_AXI_IC_RUSER + + + + + RVALID + + + M_AXI_IC_RVALID + + + + + WDATA + + + M_AXI_IC_WDATA + + + + + WLAST + + + M_AXI_IC_WLAST + + + + + WREADY + + + M_AXI_IC_WREADY + + + + + WSTRB + + + M_AXI_IC_WSTRB + + + + + WUSER + + + M_AXI_IC_WUSER + + + + + WVALID + + + M_AXI_IC_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 1 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4 + + + AWUSER_WIDTH + 0 + + + ARUSER_WIDTH + 0 + + + WUSER_WIDTH + 0 + + + WUSER_BITS_PER_BYTE + 0 + + + RUSER_WIDTH + 0 + + + RUSER_BITS_PER_BYTE + 0 + + + BUSER_WIDTH + 0 + + + DATA_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 2 + + + NUM_READ_THREADS + 1 + + + MAX_BURST_LENGTH + 4 + + + HAS_WSTRB + 0 + + + HAS_BRESP + 0 + + + FREQ_HZ + 100000000 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + + + + false + + + + + + MON_AXI_IC + M_AXI_IC + Master AXI4 Instruction Cache Interface Monitor + + + + + + + ARADDR + + + M_AXI_IC_ARADDR + + + + + ARBURST + + + M_AXI_IC_ARBURST + + + + + ARCACHE + + + M_AXI_IC_ARCACHE + + + + + ARID + + + M_AXI_IC_ARID + + + + + ARLEN + + + M_AXI_IC_ARLEN + + + + + ARLOCK + + + M_AXI_IC_ARLOCK + + + + + ARPROT + + + M_AXI_IC_ARPROT + + + + + ARQOS + + + M_AXI_IC_ARQOS + + + + + ARREADY + + + M_AXI_IC_ARREADY + + + + + ARSIZE + + + M_AXI_IC_ARSIZE + + + + + ARUSER + + + M_AXI_IC_ARUSER + + + + + ARVALID + + + M_AXI_IC_ARVALID + + + + + AWADDR + + + M_AXI_IC_AWADDR + + + + + AWBURST + + + M_AXI_IC_AWBURST + + + + + AWCACHE + + + M_AXI_IC_AWCACHE + + + + + AWID + + + M_AXI_IC_AWID + + + + + AWLEN + + + M_AXI_IC_AWLEN + + + + + AWLOCK + + + M_AXI_IC_AWLOCK + + + + + AWPROT + + + M_AXI_IC_AWPROT + + + + + AWQOS + + + M_AXI_IC_AWQOS + + + + + AWREADY + + + M_AXI_IC_AWREADY + + + + + AWSIZE + + + M_AXI_IC_AWSIZE + + + + + AWUSER + + + M_AXI_IC_AWUSER + + + + + AWVALID + + + M_AXI_IC_AWVALID + + + + + BID + + + M_AXI_IC_BID + + + + + BREADY + + + M_AXI_IC_BREADY + + + + + BRESP + + + M_AXI_IC_BRESP + + + + + BUSER + + + M_AXI_IC_BUSER + + + + + BVALID + + + M_AXI_IC_BVALID + + + + + RDATA + + + M_AXI_IC_RDATA + + + + + RID + + + M_AXI_IC_RID + + + + + RLAST + + + M_AXI_IC_RLAST + + + + + RREADY + + + M_AXI_IC_RREADY + + + + + RRESP + + + M_AXI_IC_RRESP + + + + + RUSER + + + M_AXI_IC_RUSER + + + + + RVALID + + + M_AXI_IC_RVALID + + + + + WDATA + + + M_AXI_IC_WDATA + + + + + WLAST + + + M_AXI_IC_WLAST + + + + + WREADY + + + M_AXI_IC_WREADY + + + + + WSTRB + + + M_AXI_IC_WSTRB + + + + + WUSER + + + M_AXI_IC_WUSER + + + + + WVALID + + + M_AXI_IC_WVALID + + + + + + ID_WIDTH + 0 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 1 + + + ADDR_WIDTH + 32 + + + PROTOCOL + AXI4 + + + AWUSER_WIDTH + 0 + + + ARUSER_WIDTH + 0 + + + WUSER_WIDTH + 0 + + + WUSER_BITS_PER_BYTE + 0 + + + RUSER_WIDTH + 0 + + + RUSER_BITS_PER_BYTE + 0 + + + BUSER_WIDTH + 0 + + + DATA_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 2 + + + NUM_READ_THREADS + 1 + + + MAX_BURST_LENGTH + 4 + + + HAS_WSTRB + 0 + + + HAS_BRESP + 0 + + + FREQ_HZ + 100000000 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + + + + false + + + + + + M_ACE_IC + M_ACE_IC + Master ACE Instruction Cache Interface + + + + + + + + + ACADDR + + + M_AXI_IC_ACADDR + + + + + ACPROT + + + M_AXI_IC_ACPROT + + + + + ACREADY + + + M_AXI_IC_ACREADY + + + + + ACSNOOP + + + M_AXI_IC_ACSNOOP + + + + + ACVALID + + + M_AXI_IC_ACVALID + + + + + ARADDR + + + M_AXI_IC_ARADDR + + + + + ARBAR + + + M_AXI_IC_ARBAR + + + + + ARBURST + + + M_AXI_IC_ARBURST + + + + + ARCACHE + + + M_AXI_IC_ARCACHE + + + + + ARDOMAIN + + + M_AXI_IC_ARDOMAIN + + + + + ARID + + + M_AXI_IC_ARID + + + + + ARLEN + + + M_AXI_IC_ARLEN + + + + + ARLOCK + + + M_AXI_IC_ARLOCK + + + + + ARPROT + + + M_AXI_IC_ARPROT + + + + + ARQOS + + + M_AXI_IC_ARQOS + + + + + ARREADY + + + M_AXI_IC_ARREADY + + + + + ARSIZE + + + M_AXI_IC_ARSIZE + + + + + ARSNOOP + + + M_AXI_IC_ARSNOOP + + + + + ARUSER + + + M_AXI_IC_ARUSER + + + + + ARVALID + + + M_AXI_IC_ARVALID + + + + + AWADDR + + + M_AXI_IC_AWADDR + + + + + AWBAR + + + M_AXI_IC_AWBAR + + + + + AWBURST + + + M_AXI_IC_AWBURST + + + + + AWCACHE + + + M_AXI_IC_AWCACHE + + + + + AWDOMAIN + + + M_AXI_IC_AWDOMAIN + + + + + AWID + + + M_AXI_IC_AWID + + + + + AWLEN + + + M_AXI_IC_AWLEN + + + + + AWLOCK + + + M_AXI_IC_AWLOCK + + + + + AWPROT + + + M_AXI_IC_AWPROT + + + + + AWQOS + + + M_AXI_IC_AWQOS + + + + + AWREADY + + + M_AXI_IC_AWREADY + + + + + AWSIZE + + + M_AXI_IC_AWSIZE + + + + + AWSNOOP + + + M_AXI_IC_AWSNOOP + + + + + AWUSER + + + M_AXI_IC_AWUSER + + + + + AWVALID + + + M_AXI_IC_AWVALID + + + + + BID + + + M_AXI_IC_BID + + + + + BREADY + + + M_AXI_IC_BREADY + + + + + BRESP + + + M_AXI_IC_BRESP + + + + + BUSER + + + M_AXI_IC_BUSER + + + + + BVALID + + + M_AXI_IC_BVALID + + + + + CDDATA + + + M_AXI_IC_CDDATA + + + + + CDLAST + + + M_AXI_IC_CDLAST + + + + + CDREADY + + + M_AXI_IC_CDREADY + + + + + CDVALID + + + M_AXI_IC_CDVALID + + + + + CRREADY + + + M_AXI_IC_CRREADY + + + + + CRRESP + + + M_AXI_IC_CRRESP + + + + + CRVALID + + + M_AXI_IC_CRVALID + + + + + RACK + + + M_AXI_IC_RACK + + + + + RDATA + + + M_AXI_IC_RDATA + + + + + RID + + + M_AXI_IC_RID + + + + + RLAST + + + M_AXI_IC_RLAST + + + + + RREADY + + + M_AXI_IC_RREADY + + + + + RRESP + + + M_AXI_IC_RRESP + + + + + RUSER + + + M_AXI_IC_RUSER + + + + + RVALID + + + M_AXI_IC_RVALID + + + + + WACK + + + M_AXI_IC_WACK + + + + + WDATA + + + M_AXI_IC_WDATA + + + + + WLAST + + + M_AXI_IC_WLAST + + + + + WREADY + + + M_AXI_IC_WREADY + + + + + WSTRB + + + M_AXI_IC_WSTRB + + + + + WUSER + + + M_AXI_IC_WUSER + + + + + WVALID + + + M_AXI_IC_WVALID + + + + + + ID_WIDTH + 1 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + ACE + + + DATA_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 2 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + + + + false + + + + + + MON_ACE_IC + M_ACE_IC + Master ACE Instruction Cache Interface Monitor + + + + + + + ACADDR + + + M_AXI_IC_ACADDR + + + + + ACPROT + + + M_AXI_IC_ACPROT + + + + + ACREADY + + + M_AXI_IC_ACREADY + + + + + ACSNOOP + + + M_AXI_IC_ACSNOOP + + + + + ACVALID + + + M_AXI_IC_ACVALID + + + + + ARADDR + + + M_AXI_IC_ARADDR + + + + + ARBAR + + + M_AXI_IC_ARBAR + + + + + ARBURST + + + M_AXI_IC_ARBURST + + + + + ARCACHE + + + M_AXI_IC_ARCACHE + + + + + ARDOMAIN + + + M_AXI_IC_ARDOMAIN + + + + + ARID + + + M_AXI_IC_ARID + + + + + ARLEN + + + M_AXI_IC_ARLEN + + + + + ARLOCK + + + M_AXI_IC_ARLOCK + + + + + ARPROT + + + M_AXI_IC_ARPROT + + + + + ARQOS + + + M_AXI_IC_ARQOS + + + + + ARREADY + + + M_AXI_IC_ARREADY + + + + + ARSIZE + + + M_AXI_IC_ARSIZE + + + + + ARSNOOP + + + M_AXI_IC_ARSNOOP + + + + + ARUSER + + + M_AXI_IC_ARUSER + + + + + ARVALID + + + M_AXI_IC_ARVALID + + + + + AWADDR + + + M_AXI_IC_AWADDR + + + + + AWBAR + + + M_AXI_IC_AWBAR + + + + + AWBURST + + + M_AXI_IC_AWBURST + + + + + AWCACHE + + + M_AXI_IC_AWCACHE + + + + + AWDOMAIN + + + M_AXI_IC_AWDOMAIN + + + + + AWID + + + M_AXI_IC_AWID + + + + + AWLEN + + + M_AXI_IC_AWLEN + + + + + AWLOCK + + + M_AXI_IC_AWLOCK + + + + + AWPROT + + + M_AXI_IC_AWPROT + + + + + AWQOS + + + M_AXI_IC_AWQOS + + + + + AWREADY + + + M_AXI_IC_AWREADY + + + + + AWSIZE + + + M_AXI_IC_AWSIZE + + + + + AWSNOOP + + + M_AXI_IC_AWSNOOP + + + + + AWUSER + + + M_AXI_IC_AWUSER + + + + + AWVALID + + + M_AXI_IC_AWVALID + + + + + BID + + + M_AXI_IC_BID + + + + + BREADY + + + M_AXI_IC_BREADY + + + + + BRESP + + + M_AXI_IC_BRESP + + + + + BUSER + + + M_AXI_IC_BUSER + + + + + BVALID + + + M_AXI_IC_BVALID + + + + + CDDATA + + + M_AXI_IC_CDDATA + + + + + CDLAST + + + M_AXI_IC_CDLAST + + + + + CDREADY + + + M_AXI_IC_CDREADY + + + + + CDVALID + + + M_AXI_IC_CDVALID + + + + + CRREADY + + + M_AXI_IC_CRREADY + + + + + CRRESP + + + M_AXI_IC_CRRESP + + + + + CRVALID + + + M_AXI_IC_CRVALID + + + + + RACK + + + M_AXI_IC_RACK + + + + + RDATA + + + M_AXI_IC_RDATA + + + + + RID + + + M_AXI_IC_RID + + + + + RLAST + + + M_AXI_IC_RLAST + + + + + RREADY + + + M_AXI_IC_RREADY + + + + + RRESP + + + M_AXI_IC_RRESP + + + + + RUSER + + + M_AXI_IC_RUSER + + + + + RVALID + + + M_AXI_IC_RVALID + + + + + WACK + + + M_AXI_IC_WACK + + + + + WDATA + + + M_AXI_IC_WDATA + + + + + WLAST + + + M_AXI_IC_WLAST + + + + + WREADY + + + M_AXI_IC_WREADY + + + + + WSTRB + + + M_AXI_IC_WSTRB + + + + + WUSER + + + M_AXI_IC_WUSER + + + + + WVALID + + + M_AXI_IC_WVALID + + + + + + ID_WIDTH + 1 + + + READ_WRITE_MODE + READ_ONLY + + + SUPPORTS_NARROW_BURST + 0 + + + ADDR_WIDTH + 32 + + + PROTOCOL + ACE + + + DATA_WIDTH + 32 + + + NUM_READ_OUTSTANDING + 2 + + + MAX_BURST_LENGTH + 4 + + + FREQ_HZ + 100000000 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + + + + false + + + + + + DEBUG + DEBUG + MicroBlaze Debug Interface + + + + + + + ARADDR + + + Dbg_ARADDR + + + + + ARREADY + + + Dbg_ARREADY + + + + + ARVALID + + + Dbg_ARVALID + + + + + AWADDR + + + Dbg_AWADDR + + + + + AWREADY + + + Dbg_AWREADY + + + + + AWVALID + + + Dbg_AWVALID + + + + + BREADY + + + Dbg_BREADY + + + + + BRESP + + + Dbg_BRESP + + + + + BVALID + + + Dbg_BVALID + + + + + CAPTURE + + + Dbg_Capture + + + + + CLK + + + Dbg_Clk + + + + + DISABLE + + + Dbg_Disable + + + + + RDATA + + + Dbg_RDATA + + + + + REG_EN + + + Dbg_Reg_En + + + + + RREADY + + + Dbg_RREADY + + + + + RRESP + + + Dbg_RRESP + + + + + RST + + + Debug_Rst + + + + + RVALID + + + Dbg_RVALID + + + + + SHIFT + + + Dbg_Shift + + + + + TDI + + + Dbg_TDI + + + + + TDO + + + Dbg_TDO + + + + + TRCLK + + + Dbg_Trace_Clk + + + + + TRDATA + + + Dbg_Trace_Data + + + + + TRIG_ACK_IN + + + Dbg_Trig_Ack_In + + + + + TRIG_ACK_OUT + + + Dbg_Trig_Ack_Out + + + + + TRIG_IN + + + Dbg_Trig_In + + + + + TRIG_OUT + + + Dbg_Trig_Out + + + + + TRREADY + + + Dbg_Trace_Ready + + + + + TRVALID + + + Dbg_Trace_Valid + + + + + UPDATE + + + Dbg_Update + + + + + WDATA + + + Dbg_WDATA + + + + + WREADY + + + Dbg_WREADY + + + + + WVALID + + + Dbg_WVALID + + + + + + + false + + + + + + S_AXI_DEBUG + DEBUG + AXI4-Lite Debug + + + + + + + + + ARADDR + + + Dbg_ARADDR + + + + + ARREADY + + + Dbg_ARREADY + + + + + ARVALID + + + Dbg_ARVALID + + + + + AWADDR + + + Dbg_AWADDR + + + + + AWREADY + + + Dbg_AWREADY + + + + + AWVALID + + + Dbg_AWVALID + + + + + BREADY + + + Dbg_BREADY + + + + + BRESP + + + Dbg_BRESP + + + + + BVALID + + + Dbg_BVALID + + + + + RDATA + + + Dbg_RDATA + + + + + RREADY + + + Dbg_RREADY + + + + + RRESP + + + Dbg_RRESP + + + + + RVALID + + + Dbg_RVALID + + + + + WDATA + + + Dbg_WDATA + + + + + WREADY + + + Dbg_WREADY + + + + + WVALID + + + Dbg_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + CLK.DEBUG_ACLK + DEBUG_ACLK + Parallel Debug Clock Input + + + + + + + CLK + + + DEBUG_ACLK + + + + + + ASSOCIATED_BUSIF + DEBUG:S_AXI_DEBUG + + + ASSOCIATED_RESET + DEBUG_ARESETN + + + FREQ_HZ + DEBUG_ACLK frequency + DEBUG_ACLK frequency + 30000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + + false + + + + + + RST.DEBUG_ARESETN + DEBUG_ARESETN + Parallel Debug Reset Input + + + + + + + RST + + + DEBUG_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + + + + false + + + + + + DBG_INTR + Dbg_Intr + Debug Interrupt Output + + + + + + + INTERRUPT + + + Dbg_Intr + + + + + + SENSITIVITY + LEVEL_HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + TRACE + TRACE + MicroBlaze Trace Interface + + + + + + + DATA_ACCESS + + + Trace_Data_Access + + + + + DATA_ADDRESS + + + Trace_Data_Address + + + + + DATA_BYTE_ENABLE + + + Trace_Data_Byte_Enable + + + + + DATA_READ + + + Trace_Data_Read + + + + + DATA_WRITE + + + Trace_Data_Write + + + + + DATA_WRITE_VALUE + + + Trace_Data_Write_Value + + + + + DCACHE_HIT + + + Trace_DCache_Hit + + + + + DCACHE_RDY + + + Trace_DCache_Rdy + + + + + DCACHE_READ + + + Trace_DCache_Read + + + + + DCACHE_REQ + + + Trace_DCache_Req + + + + + DELAY_SLOT + + + Trace_Delay_Slot + + + + + EX_PIPERUN + + + Trace_EX_PipeRun + + + + + EXCEPTION_KIND + + + Trace_Exception_Kind + + + + + EXCEPTION_TAKEN + + + Trace_Exception_Taken + + + + + ICACHE_HIT + + + Trace_ICache_Hit + + + + + ICACHE_RDY + + + Trace_ICache_Rdy + + + + + ICACHE_REQ + + + Trace_ICache_Req + + + + + INSTRUCTION + + + Trace_Instruction + + + + + JUMP_HIT + + + Trace_Jump_Hit + + + + + JUMP_TAKEN + + + Trace_Jump_Taken + + + + + MB_HALTED + + + Trace_MB_Halted + + + + + MEM_PIPERUN + + + Trace_MEM_PipeRun + + + + + MSR_REG + + + Trace_MSR_Reg + + + + + NEW_REG_VALUE + + + Trace_New_Reg_Value + + + + + OF_PIPERUN + + + Trace_OF_PipeRun + + + + + PC + + + Trace_PC + + + + + PID_REG + + + Trace_PID_Reg + + + + + REG_ADDR + + + Trace_Reg_Addr + + + + + REG_WRITE + + + Trace_Reg_Write + + + + + VALID_INSTR + + + Trace_Valid_Instr + + + + + + + true + + + + + + + + Data + 4294967296 + 32 + + + Instruction + 4294967296 + 32 + + + + + S_AXI_DEBUG + AXI debug memory map + + Reg + Reg + Debug Register Block + 0 + 4096 + 32 + register + read-write + + + + + + + Clk + + in + + + std_logic + dummy_view + + + + + + Reset + + in + + + std_logic + dummy_view + + + + + + Mb_Reset + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Config_Reset + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Scan_Reset + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Scan_Reset_Sel + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Scan_En + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + RAM_To + + in + + 255 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + RAM_From + + out + + 255 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Interrupt + + in + + + std_logic + dummy_view + + + + 0 + + + + + Interrupt_Address + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Interrupt_Ack + + out + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Ext_BRK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Ext_NM_BRK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Stop + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Intr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + MB_Halted + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + MB_Error + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Wakeup + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sleep + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Hibernate + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Suspend + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_Wakeup + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_Continue + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Reset_Mode + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Pause + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Pause_Ack + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Non_Secure + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0x0 + + + + + + false + + + + + + LOCKSTEP_Slave_In + + in + + 0 + 4095 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LOCKSTEP_Master_Out + + out + + 0 + 4095 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + LOCKSTEP_Out + + out + + 0 + 4095 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Instr_Addr + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Instr + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + IFetch + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + I_AS + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + IReady + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + IWAIT + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ICE + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + IUE + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + M_AXI_IP_AWID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_AWREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_WDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_WSTRB + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_WLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_WVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_WREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_BID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_BRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_BVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_BREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IP_ARREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IP_RREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Data_Addr + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Data_Read + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + Data_Write + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + D_AS + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Read_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Write_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + DReady + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + DWait + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + DCE + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + DUE + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + Byte_Enable + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + M_AXI_DP_AWID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_AWREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_WDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_WSTRB + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_WLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_WVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_WREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_BID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_BRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_BVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_BREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DP_ARREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DP_RREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_Clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_TDI + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_TDO + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_Reg_En + + in + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Shift + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Capture + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Update + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trig_In + + out + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_Trig_Ack_In + + in + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trig_Out + + in + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trig_Ack_Out + + out + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_Trace_Clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trace_Data + + out + + 0 + 35 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_Trace_Ready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Trace_Valid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Debug_Rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_Disable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_AWADDR + + in + + 14 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_ARADDR + + in + + 14 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Dbg_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Dbg_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Dbg_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + DEBUG_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + DEBUG_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + Trace_Instruction + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Valid_Instr + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_PC + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Reg_Write + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Reg_Addr + + out + + 0 + 4 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_MSR_Reg + + out + + 0 + 14 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_PID_Reg + + out + + 0 + 7 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_New_Reg_Value + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Exception_Taken + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Exception_Kind + + out + + 0 + 4 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Jump_Taken + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Delay_Slot + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Data_Address + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Data_Write_Value + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Data_Byte_Enable + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + Trace_Data_Access + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Data_Read + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Data_Write + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_DCache_Req + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_DCache_Hit + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_DCache_Rdy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_DCache_Read + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_ICache_Req + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_ICache_Hit + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_ICache_Rdy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_OF_PipeRun + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_EX_PipeRun + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_MEM_PipeRun + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_MB_Halted + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + Trace_Jump_Hit + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + M0_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M0_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M0_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M0_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M1_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M1_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M1_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M1_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M2_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M2_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M2_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M2_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M3_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M3_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M3_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M3_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M4_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M4_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M4_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M4_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M5_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M5_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M5_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M5_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M6_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M6_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M6_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M6_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M7_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M7_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M7_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M7_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M8_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M8_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M8_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M8_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M9_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M9_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M9_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M9_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M10_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M10_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M10_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M10_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M11_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M11_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M11_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M11_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M12_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M12_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M12_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M12_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M13_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M13_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M13_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M13_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M14_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M14_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M14_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M14_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M15_AXIS_TLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M15_AXIS_TDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M15_AXIS_TVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M15_AXIS_TREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S0_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S0_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S0_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S0_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S1_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S1_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S1_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S1_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S2_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S2_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S2_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S2_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S3_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S3_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S3_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S3_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S4_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S4_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S4_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S4_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S5_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S5_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S5_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S5_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S6_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S6_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S6_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S6_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S7_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S7_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S7_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S7_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S8_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S8_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S8_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S8_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S9_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S9_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S9_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S9_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S10_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S10_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S10_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S10_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S11_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S11_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S11_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S11_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S12_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S12_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S12_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S12_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S13_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S13_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S13_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S13_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S14_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S14_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S14_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S14_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S15_AXIS_TLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S15_AXIS_TDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S15_AXIS_TVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S15_AXIS_TREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_AWUSER + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWDOMAIN + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWSNOOP + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_AWBAR + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WSTRB + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_WREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_WUSER + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_BID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_BRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_BVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_BREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_BUSER + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_WACK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ARUSER + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARDOMAIN + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARSNOOP + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ARBAR + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_RID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_RUSER + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_RACK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_ACVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ACADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ACSNOOP + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ACPROT + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_ACREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CRVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CRRESP + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CRREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_IC_CDVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CDDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CDLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_IC_CDREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_AWID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_AWUSER + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWDOMAIN + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWSNOOP + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_AWBAR + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WSTRB + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_WREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_WUSER + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_BRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_BID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_BVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_BREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_BUSER + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_WACK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARID + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARADDR + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARLEN + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARSIZE + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARBURST + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARLOCK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARCACHE + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARPROT + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARQOS + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ARUSER + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARDOMAIN + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARSNOOP + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ARBAR + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_RID + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RRESP + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RLAST + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_RUSER + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_RACK + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_ACVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ACADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ACSNOOP + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ACPROT + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_ACREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CRVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CRRESP + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CRREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + M_AXI_DC_CDVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CDDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CDLAST + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + M_AXI_DC_CDREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + + + C_SCO + 0 + + + C_FREQ + 100000000 + + + C_USE_CONFIG_RESET + 0 + + + C_NUM_SYNC_FF_CLK + Synchronizing FFs to Clk region + 2 + + + C_NUM_SYNC_FF_CLK_IRQ + Synchronizing FFs to Clk region for interrupt input + 1 + + + C_NUM_SYNC_FF_CLK_DEBUG + Synchronizing FFs to Clk region in debug module + 2 + + + C_NUM_SYNC_FF_DBG_CLK + Synchronizing FFs to Dbg_Clk region + 1 + + + C_NUM_SYNC_FF_DBG_TRACE_CLK + Synchronizing FFs to Dbg_Trace_Clk region + 2 + + + C_FAULT_TOLERANT + Enable Fault Tolerance Support + 0 + + + C_ECC_USE_CE_EXCEPTION + Correctable Error Exception + 0 + + + C_LOCKSTEP_SLAVE + Lockstep Slave + 0 + + + C_LOCKSTEP_MASTER + Lockstep Master + 0 + + + C_ENDIANNESS + 1 + + + C_FAMILY + virtexuplus + + + C_DATA_SIZE + 32 + + + C_INSTR_SIZE + 32 + + + C_IADDR_SIZE + 32 + + + C_PIADDR_SIZE + 32 + + + C_DADDR_SIZE + 32 + + + C_INSTANCE + bd_9d69_microblaze_I_0 + + + C_AVOID_PRIMITIVES + 0 + + + C_AREA_OPTIMIZED + Select implementation optimization + 0 + + + C_OPTIMIZATION + 0 + + + C_INTERCONNECT + Select Bus Interface + 2 + + + C_BASE_VECTORS + Vector Base Address + 0x0000000000000000 + + + C_M_AXI_DP_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DP_DATA_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DP_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DP_EXCLUSIVE_ACCESS + 0 + + + + true + + + + + + C_M_AXI_D_BUS_EXCEPTION + Enable Data-side AXI Exception + 0 + + + + true + + + + + + C_M_AXI_IP_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IP_DATA_WIDTH + 32 + + + + true + + + + + + C_M_AXI_IP_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_I_BUS_EXCEPTION + Enable Instruction-side AXI Exception + 0 + + + + true + + + + + + C_D_LMB + Enable Local Memory Bus Data Interface + 1 + + + C_D_AXI + Enable Peripheral AXI Data Interface + 0 + + + C_I_LMB + Enable Local Memory Bus Instruction Interface + 1 + + + C_I_AXI + Enable Peripheral AXI Instruction Interface + 0 + + + C_USE_MSR_INSTR + Enable Additional Machine Status Register Instructions + 0 + + + C_USE_PCMP_INSTR + Enable Pattern Comparator + 1 + + + C_USE_BARREL + Enable Barrel Shifter + 1 + + + C_USE_DIV + Enable Integer Divider + 1 + + + C_USE_HW_MUL + Enable Integer Multiplier + 1 + + + C_USE_FPU + Enable Floating Point Unit + 0 + + + C_USE_REORDER_INSTR + Enable Reversed Load/Store and Swap Instructions + 0 + + + C_UNALIGNED_EXCEPTIONS + Enable Unaligned Data Exception + 0 + + + C_ILL_OPCODE_EXCEPTION + Enable Illegal Instruction Exception + 0 + + + C_DIV_ZERO_EXCEPTION + Enable Integer Divide Exception + 0 + + + + true + + + + + + C_FPU_EXCEPTION + Enable Floating Point Unit Exceptions + 0 + + + + false + + + + + + C_FSL_LINKS + Number of Stream Links + 0 + + + C_USE_EXTENDED_FSL_INSTR + Enable Additional Stream Instructions + 0 + + + C_FSL_EXCEPTION + Enable Stream Exception + 0 + + + + false + + + + + + C_USE_STACK_PROTECTION + Enable stack protection + 0 + + + + true + + + + + + C_IMPRECISE_EXCEPTIONS + Allow Imprecise Exceptions + 0 + + + C_USE_INTERRUPT + 0 + + + C_USE_EXT_BRK + 0 + + + C_USE_EXT_NM_BRK + 0 + + + C_USE_NON_SECURE + 0 + + + C_USE_MMU + Memory Management + 0 + + + + true + + + + + + C_MMU_DTLB_SIZE + Data Shadow Translation Look-Aside Buffer Size + 4 + + + + false + + + + + + C_MMU_ITLB_SIZE + Instruction Shadow Translation Look-Aside Buffer Size + 2 + + + + false + + + + + + C_MMU_TLB_ACCESS + Enable Access to Memory Management Special Registers + 3 + + + + false + + + + + + C_MMU_ZONES + Number of Memory Protection Zones + 16 + + + + false + + + + + + C_MMU_PRIVILEGED_INSTR + Privileged Instructions + 0 + + + + false + + + + + + C_USE_BRANCH_TARGET_CACHE + Enable Branch Target Cache + 0 + + + + true + + + + + + C_BRANCH_TARGET_CACHE_SIZE + Branch Target Cache Size + 0 + + + + true + + + + + + C_PC_WIDTH + 17 + + + C_PVR + Specifies Processor Version Register + 0 + + + C_PVR_USER1 + Specify USER1 Bits in Processor Version Register + 0x00 + + + C_PVR_USER2 + Specify USER2 Bits in Processor Version Register + 0x00000000 + + + C_DYNAMIC_BUS_SIZING + 0 + + + C_RESET_MSR + Specify Reset Value for Select MSR Bits + 0x00000000 + + + C_OPCODE_0x0_ILLEGAL + Generate Illegal Instruction Exception for NULL Instruction + 0 + + + C_DEBUG_ENABLED + MicroBlaze Debug Module Interface + 0 + + + C_DEBUG_INTERFACE + MicroBlaze Debug Connection + 0 + + + C_NUMBER_OF_PC_BRK + Number of PC Breakpoints + 1 + + + C_NUMBER_OF_RD_ADDR_BRK + Number of Read Address Watchpoints + 0 + + + C_NUMBER_OF_WR_ADDR_BRK + Number of Write Address Watchpoints + 0 + + + C_DEBUG_EVENT_COUNTERS + Number of Performance Monitor Event Counters + 5 + + + C_DEBUG_LATENCY_COUNTERS + Number of Performance Monitor Latency Counters + 1 + + + C_DEBUG_COUNTER_WIDTH + Performance Monitor Counter Width + 32 + + + C_DEBUG_TRACE_SIZE + Trace Buffer Size + 8192 + + + C_DEBUG_EXTERNAL_TRACE + External Trace + 0 + + + C_DEBUG_TRACE_ASYNC_RESET + Use Asynchrnous Reset for External Trace + 0 + + + C_DEBUG_PROFILE_SIZE + Profile Buffer Size + 0 + + + C_INTERRUPT_IS_EDGE + Sense Interrupt on Edge vs. Level + 0 + + + C_EDGE_IS_POSITIVE + Sense Interrupt on Rising vs. Falling Edge + 1 + + + C_ASYNC_INTERRUPT + 1 + + + C_ASYNC_WAKEUP + 3 + + + C_M0_AXIS_DATA_WIDTH + 32 + + + C_S0_AXIS_DATA_WIDTH + 32 + + + C_M1_AXIS_DATA_WIDTH + 32 + + + C_S1_AXIS_DATA_WIDTH + 32 + + + C_M2_AXIS_DATA_WIDTH + 32 + + + C_S2_AXIS_DATA_WIDTH + 32 + + + C_M3_AXIS_DATA_WIDTH + 32 + + + C_S3_AXIS_DATA_WIDTH + 32 + + + C_M4_AXIS_DATA_WIDTH + 32 + + + C_S4_AXIS_DATA_WIDTH + 32 + + + C_M5_AXIS_DATA_WIDTH + 32 + + + C_S5_AXIS_DATA_WIDTH + 32 + + + C_M6_AXIS_DATA_WIDTH + 32 + + + C_S6_AXIS_DATA_WIDTH + 32 + + + C_M7_AXIS_DATA_WIDTH + 32 + + + C_S7_AXIS_DATA_WIDTH + 32 + + + C_M8_AXIS_DATA_WIDTH + 32 + + + C_S8_AXIS_DATA_WIDTH + 32 + + + C_M9_AXIS_DATA_WIDTH + 32 + + + C_S9_AXIS_DATA_WIDTH + 32 + + + C_M10_AXIS_DATA_WIDTH + 32 + + + C_S10_AXIS_DATA_WIDTH + 32 + + + C_M11_AXIS_DATA_WIDTH + 32 + + + C_S11_AXIS_DATA_WIDTH + 32 + + + C_M12_AXIS_DATA_WIDTH + 32 + + + C_S12_AXIS_DATA_WIDTH + 32 + + + C_M13_AXIS_DATA_WIDTH + 32 + + + C_S13_AXIS_DATA_WIDTH + 32 + + + C_M14_AXIS_DATA_WIDTH + 32 + + + C_S14_AXIS_DATA_WIDTH + 32 + + + C_M15_AXIS_DATA_WIDTH + 32 + + + C_S15_AXIS_DATA_WIDTH + 32 + + + C_ICACHE_BASEADDR + Base Address + 0x0000000000000000 + + + C_ICACHE_HIGHADDR + High Address + 0x000000003FFFFFFF + + + C_USE_ICACHE + Enable Instruction Cache + 0 + + + C_ALLOW_ICACHE_WR + Enable Writes + 1 + + + C_ADDR_TAG_BITS + 17 + + + C_CACHE_BYTE_SIZE + Size in Bytes + 8192 + + + C_ICACHE_LINE_LEN + Line Length + 4 + + + C_ICACHE_ALWAYS_USED + Use Cache for All Memory Accesses + 0 + + + C_ICACHE_STREAMS + Number of Streams + 0 + + + + true + + + + + + C_ICACHE_VICTIMS + Number of Victims + 0 + + + + true + + + + + + C_ICACHE_FORCE_TAG_LUTRAM + Use Distributed RAM for Tags + 0 + + + + true + + + + + + C_ICACHE_DATA_WIDTH + Data Width + 0 + + + + true + + + + + + C_M_AXI_IC_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_DATA_WIDTH + 32 + + + C_M_AXI_IC_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_IC_USER_VALUE + 31 + + + + true + + + + + + C_M_AXI_IC_AWUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_IC_ARUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_IC_WUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_RUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_BUSER_WIDTH + 1 + + + + true + + + + + + C_DCACHE_BASEADDR + Base Address + 0x0000000000000000 + + + C_DCACHE_HIGHADDR + High Address + 0x000000003FFFFFFF + + + C_USE_DCACHE + Enable Data Cache + 0 + + + C_ALLOW_DCACHE_WR + Enable Writes + 1 + + + C_DCACHE_ADDR_TAG + 17 + + + C_DCACHE_BYTE_SIZE + Size in Bytes + 8192 + + + C_DCACHE_LINE_LEN + Line Length + 4 + + + C_DCACHE_ALWAYS_USED + Use Cache for All Memory Accesses + 0 + + + C_DCACHE_USE_WRITEBACK + Enable Write-back Storage Policy + 0 + + + + true + + + + + + C_DCACHE_VICTIMS + Number of Victims + 0 + + + + false + + + + + + C_DCACHE_FORCE_TAG_LUTRAM + Use Distributed RAM for Tags + 0 + + + C_DCACHE_DATA_WIDTH + Data Width + 0 + + + + false + + + + + + C_M_AXI_DC_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_DATA_WIDTH + 32 + + + C_M_AXI_DC_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DC_EXCLUSIVE_ACCESS + 0 + + + + true + + + + + + C_M_AXI_DC_USER_VALUE + 31 + + + + true + + + + + + C_M_AXI_DC_AWUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_DC_ARUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_DC_WUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_RUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_BUSER_WIDTH + 1 + + + + true + + + + + + + + + choice_list_29910ba8 + GENERIC + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_8af5a703 + 0 + 1 + + + choice_list_b1aff63c + 32 + 48 + 64 + + + choice_list_b94541ab + 0 + 2 + 4 + 8 + + + choice_list_dd2843c6 + 1 + 2 + 4 + 8 + + + choice_list_f86403bf + 4 + 8 + 16 + + + choice_pairs_0000a26c + 0 + 1 + 2 + 3 + + + choice_pairs_1075faf2 + 0 + 1 + 2 + + + choice_pairs_126baff7 + 0 + 8192 + 16384 + 32768 + 65536 + 131072 + + + choice_pairs_13d40c7c + 0 + 32 + 64 + 128 + 256 + 8192 + 16384 + 32768 + 65536 + 131072 + + + choice_pairs_2058dc69 + 0 + 1 + + + choice_pairs_22d9f392 + 0 + 1 + 2 + 3 + + + choice_pairs_3eb333f8 + 0 + 1 + 2 + + + choice_pairs_443ae6cc + 0 + 1 + 2 + 3 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_56d5ba32 + 0 + 1 + 2 + + + choice_pairs_5ab38e91 + 0 + 1 + 2 + + + choice_pairs_5b1842a1 + 0 + 4096 + 8192 + 16384 + 32768 + 65536 + 131072 + + + choice_pairs_75c71b2b + 0 + 1 + 2 + 3 + + + choice_pairs_7ad6afc0 + 0 + 1 + 2 + 3 + + + choice_pairs_7bfd418d + 0 + 1 + 2 + + + choice_pairs_7dd2834f + 0 + 8 + 9 + 10 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + + + choice_pairs_8b498448 + 64 + 128 + 256 + 512 + 1024 + 2048 + 4096 + 8192 + 16384 + 32768 + 65536 + + + choice_pairs_b1fa18d9 + 0 + 1 + 2 + + + choice_pairs_c471ed24 + 32 + 36 + 40 + 44 + 48 + 52 + 64 + + + choice_pairs_db57ca32 + 0 + 1 + 2 + + + choice_pairs_e7a1eb81 + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + + + choice_pairs_ff364cce + 2 + 3 + + + + + microblaze + + + + endian + little + + + instance_path + + + + bootloop_file + data/mb_bootloop_le.elf + + + processor_type + MICROBLAZE_LE + + + is_visible + true + + + + + The MicroBlaze 32 bit soft processor core, providing an instruction set optimized for embedded applications with many user-configurable options. MicroBlaze has many advanced architecture features like Instruction and Data-side cache with AXI interfaces, Floating-Point unit (FPU), Memory Management Unit (MMU), and fault tolerance support. +It is highly recommended to create MicroBlaze systems within Vivado IP Integrator, to enable export to the Xilinx Software Development Kit (SDK) for software development. + + + + C_SCO + 0 + + + + true + + + + + + C_FREQ + 100000000 + + + + true + + + + + + C_DATA_SIZE + 32 + + + + true + + + + + + C_ADDR_SIZE + Select Extended Addressing + 32 + + + + true + + + + + + C_DYNAMIC_BUS_SIZING + 0 + + + + true + + + + + + C_PC_WIDTH + 17 + + + + true + + + + + + C_INSTANCE + mb_microblaze_0 + + + + true + + + + + + C_AVOID_PRIMITIVES + 0 + + + + true + + + + + + C_FAULT_TOLERANT + Enable Fault Tolerance Support + 0 + + + + true + + + + + + C_ECC_USE_CE_EXCEPTION + Correctable Error Exception + 0 + + + + true + + + + + + C_LOCKSTEP_SLAVE + Lockstep Slave + 0 + + + + true + + + + + + C_ENDIANNESS + Endianness + 1 + + + + true + + + + + + C_AREA_OPTIMIZED + Select implementation optimization + 0 + + + + true + + + + + + C_OPTIMIZATION + 0 + + + + true + + + + + + C_INTERCONNECT + Select Bus Interface + 2 + + + + true + + + + + + C_BASE_VECTORS + Vector Base Address + 0x00000000 + + + + true + + + + + + C_USE_CONFIG_RESET + 0 + + + + true + + + + + + C_NUM_SYNC_FF_CLK + Synchronizing FFs to Clk region + 2 + + + + true + + + + + + C_NUM_SYNC_FF_CLK_IRQ + Synchronizing FFs to Clk region for interrupt input + 1 + + + + true + + + + + + C_NUM_SYNC_FF_CLK_DEBUG + Synchronizing FFs to Clk region in debug module + 2 + + + + true + + + + + + C_NUM_SYNC_FF_DBG_CLK + Synchronizing FFs to Dbg_Clk region + 1 + + + + true + + + + + + C_NUM_SYNC_FF_DBG_TRACE_CLK + Synchronizing FFs to Dbg_Trace_Clk region + 2 + + + + true + + + + + + C_M_AXI_DP_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DP_DATA_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DP_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DP_EXCLUSIVE_ACCESS + 0 + + + + true + + + + + + C_D_AXI + Enable Peripheral AXI Data Interface + 0 + + + + true + + + + + + C_DP_AXI_MON + Use Monitor Interface for Peripheral AXI Data Interface + 0 + + + + true + + + + + + C_DC_AXI_MON + Use Monitor Interface for Cache AXI Data Interface + 0 + + + + true + + + + + + C_D_LMB + Enable Local Memory Bus Data Interface + 1 + + + + true + + + + + + C_D_LMB_MON + Use Monitor Interface for Local Memory Bus Data Interface + 0 + + + + true + + + + + + C_M_AXI_IP_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IP_DATA_WIDTH + 32 + + + + true + + + + + + C_M_AXI_IP_ADDR_WIDTH + 32 + + + + true + + + + + + C_I_AXI + Enable Peripheral AXI Instruction Interface + 0 + + + + true + + + + + + C_IP_AXI_MON + Use Monitor Interface for Peripheral AXI Instruction Interface + 0 + + + + true + + + + + + C_IC_AXI_MON + Use Monitor Interface for Cache AXI Instruction Interface + 0 + + + + true + + + + + + C_I_LMB + Enable Local Memory Bus Instruction Interface + 1 + + + + true + + + + + + C_I_LMB_MON + Use Monitor Interface for Local Memory Bus Instruction Interface + 0 + + + + true + + + + + + C_TRACE + Enable Trace Bus Interface + 1 + + + + true + + + + + + C_LOCKSTEP_SELECT + Lockstep Interface + 0 + + + + true + + + + + + C_ENABLE_DISCRETE_PORTS + Enable Discrete Ports + 0 + + + + true + + + + + + C_M_AXI_DC_USER_SIGNALS + Enable M_AXI_DC User Signals + 0 + + + + true + + + + + + C_M_AXI_IC_USER_SIGNALS + Enable M_AXI_IC User Signals + 0 + + + + true + + + + + + G_TEMPLATE_LIST + Select Configuration + 0 + + + + true + + + + + + G_USE_EXCEPTIONS + Enable Exceptions + 0 + + + + true + + + + + + C_USE_MSR_INSTR + Enable Additional Machine Status Register Instructions + 0 + + + + true + + + + + + C_USE_PCMP_INSTR + Enable Pattern Comparator + 1 + + + + true + + + + + + C_USE_REORDER_INSTR + Enable Reversed Load/Store and Swap Instructions + 0 + + + + true + + + + + + C_USE_BARREL + Enable Barrel Shifter + 1 + + + + true + + + + + + C_USE_DIV + Enable Integer Divider + 1 + + + + true + + + + + + C_USE_HW_MUL + Enable Integer Multiplier + 1 + + + + true + + + + + + C_USE_FPU + Enable Floating Point Unit + 0 + + + + true + + + + + + C_UNALIGNED_EXCEPTIONS + Enable Unaligned Data Exception + 0 + + + + true + + + + + + C_ILL_OPCODE_EXCEPTION + Enable Illegal Instruction Exception + 0 + + + + true + + + + + + C_M_AXI_I_BUS_EXCEPTION + Enable Instruction-side AXI Exception + 0 + + + + false + + + + + + C_M_AXI_D_BUS_EXCEPTION + Enable Data-side AXI Exception + 0 + + + + false + + + + + + C_DIV_ZERO_EXCEPTION + Enable Integer Divide Exception + 0 + + + + true + + + + + + C_FPU_EXCEPTION + Enable Floating Point Unit Exceptions + 0 + + + + false + + + + + + C_FSL_EXCEPTION + Enable Stream Exception + 0 + + + + false + + + + + + C_USE_STACK_PROTECTION + Enable stack protection + 0 + + + + true + + + + + + C_IMPRECISE_EXCEPTIONS + Allow Imprecise Exceptions + 0 + + + + true + + + + + + C_PVR + Specifies Processor Version Register + 0 + + + + true + + + + + + C_PVR_USER1 + Specify USER1 Bits in Processor Version Register + 0x00 + + + + false + + + + + + C_PVR_USER2 + Specify USER2 Bits in Processor Version Register + 0x00000000 + + + + false + + + + + + C_DEBUG_ENABLED + MicroBlaze Debug Module Interface + 0 + + + + true + + + + + + C_DEBUG_INTERFACE + MicroBlaze Debug Connection + 0 + + + + true + + + + + + C_NUMBER_OF_PC_BRK + Number of PC Breakpoints + 1 + + + + false + + + + + + C_NUMBER_OF_RD_ADDR_BRK + Number of Read Address Watchpoints + 0 + + + + false + + + + + + C_NUMBER_OF_WR_ADDR_BRK + Number of Write Address Watchpoints + 0 + + + + false + + + + + + C_DEBUG_EVENT_COUNTERS + Number of Performance Monitor Event Counters + 5 + + + + false + + + + + + C_DEBUG_LATENCY_COUNTERS + Number of Performance Monitor Latency Counters + 1 + + + + false + + + + + + C_DEBUG_COUNTER_WIDTH + Performance Monitor Counter Width + 32 + + + + false + + + + + + C_DEBUG_TRACE_SIZE + Trace Buffer Size + 8192 + + + + false + + + + + + C_DEBUG_EXTERNAL_TRACE + External Trace + 0 + + + + false + + + + + + C_DEBUG_TRACE_ASYNC_RESET + Use Asynchrnous Reset for External Trace + 0 + + + + true + + + + + + C_DEBUG_PROFILE_SIZE + Profile Buffer Size + 0 + + + + false + + + + + + C_INTERRUPT_IS_EDGE + Sense Interrupt on Edge vs. Level + 0 + + + + true + + + + + + C_EDGE_IS_POSITIVE + Sense Interrupt on Rising vs. Falling Edge + 1 + + + + true + + + + + + C_ASYNC_INTERRUPT + 1 + + + + true + + + + + + C_ASYNC_WAKEUP + 3 + + + + true + + + + + + C_RESET_MSR_IE + IE + 0 + + + + true + + + + + + C_RESET_MSR_BIP + BIP + 0 + + + + true + + + + + + C_RESET_MSR_ICE + ICE + 0 + + + + true + + + + + + C_RESET_MSR_DCE + DCE + 0 + + + + true + + + + + + C_RESET_MSR_EE + EE + 0 + + + + true + + + + + + C_RESET_MSR_EIP + EIP + 0 + + + + true + + + + + + C_OPCODE_0x0_ILLEGAL + Generate Illegal Instruction Exception for NULL Instruction + 0 + + + + false + + + + + + C_FSL_LINKS + Number of Stream Links + 0 + + + + true + + + + + + C_USE_EXTENDED_FSL_INSTR + Enable Additional Stream Instructions + 0 + + + + false + + + + + + C_M0_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S0_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M1_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S1_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M2_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S2_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M3_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S3_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M4_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S4_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M5_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S5_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M6_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S6_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M7_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S7_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M8_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S8_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M9_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S9_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M10_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S10_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M11_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S11_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M12_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S12_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M13_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S13_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M14_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S14_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M15_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_S15_AXIS_PROTOCOL + GENERIC + + + + true + + + + + + C_M0_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S0_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M1_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S1_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M2_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S2_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M3_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S3_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M4_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S4_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M5_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S5_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M6_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S6_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M7_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S7_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M8_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S8_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M9_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S9_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M10_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S10_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M11_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S11_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M12_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S12_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M13_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S13_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M14_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S14_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_M15_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_S15_AXIS_DATA_WIDTH + 32 + + + + true + + + + + + C_ICACHE_BASEADDR + Base Address + 0x0000000000000000 + + + + false + + + + + + C_ICACHE_HIGHADDR + High Address + 0x000000003FFFFFFF + + + + false + + + + + + C_USE_ICACHE + Enable Instruction Cache + 0 + + + + true + + + + + + C_ALLOW_ICACHE_WR + Enable Writes + 1 + + + + false + + + + + + C_ADDR_TAG_BITS + Set number of I-cache address tag bits + 17 + + + + true + + + + + + C_CACHE_BYTE_SIZE + Size in Bytes + 8192 + + + + false + + + + + + C_ICACHE_LINE_LEN + Line Length + 4 + + + + false + + + + + + C_ICACHE_ALWAYS_USED + Use Cache for All Memory Accesses + 0 + + + + false + + + + + + C_ICACHE_VICTIMS + Number of Victims + 0 + + + + false + + + + + + C_ICACHE_STREAMS + Number of Streams + 0 + + + + false + + + + + + C_ICACHE_FORCE_TAG_LUTRAM + Use Distributed RAM for Tags + 0 + + + + false + + + + + + C_ICACHE_DATA_WIDTH + Data Width + 0 + + + + false + + + + + + C_M_AXI_IC_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_IC_AWUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_IC_ARUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_IC_WUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_RUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_BUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_IC_USER_VALUE + 31 + + + + true + + + + + + C_DCACHE_BASEADDR + Base Address + 0x0000000000000000 + + + + false + + + + + + C_DCACHE_HIGHADDR + High Address + 0x000000003FFFFFFF + + + + false + + + + + + C_USE_DCACHE + Enable Data Cache + 0 + + + + true + + + + + + C_ALLOW_DCACHE_WR + Enable Writes + 1 + + + + false + + + + + + C_DCACHE_ADDR_TAG + Set number of D-cache address tag bits + 17 + + + + true + + + + + + C_DCACHE_BYTE_SIZE + Size in Bytes + 8192 + + + + false + + + + + + C_DCACHE_LINE_LEN + Line Length + 4 + + + + false + + + + + + C_DCACHE_ALWAYS_USED + Use Cache for All Memory Accesses + 0 + + + + false + + + + + + C_DCACHE_USE_WRITEBACK + Enable Write-back Storage Policy + 0 + + + + false + + + + + + C_DCACHE_VICTIMS + Number of Victims + 0 + + + + false + + + + + + C_DCACHE_FORCE_TAG_LUTRAM + Use Distributed RAM for Tags + 0 + + + + false + + + + + + C_DCACHE_DATA_WIDTH + Data Width + 0 + + + + false + + + + + + C_M_AXI_DC_THREAD_ID_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_ADDR_WIDTH + 32 + + + + true + + + + + + C_M_AXI_DC_AWUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_DC_ARUSER_WIDTH + 5 + + + + true + + + + + + C_M_AXI_DC_WUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_RUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_BUSER_WIDTH + 1 + + + + true + + + + + + C_M_AXI_DC_EXCLUSIVE_ACCESS + 0 + + + + true + + + + + + C_M_AXI_DC_USER_VALUE + 31 + + + + true + + + + + + C_USE_MMU + Memory Management + 0 + + + + true + + + + + + C_MMU_DTLB_SIZE + Data Shadow Translation Look-Aside Buffer Size + 4 + + + + false + + + + + + C_MMU_ITLB_SIZE + Instruction Shadow Translation Look-Aside Buffer Size + 2 + + + + false + + + + + + C_MMU_TLB_ACCESS + Enable Access to Memory Management Special Registers + 3 + + + + false + + + + + + C_MMU_ZONES + Number of Memory Protection Zones + 16 + + + + false + + + + + + C_MMU_PRIVILEGED_INSTR + Privileged Instructions + 0 + + + + false + + + + + + C_USE_INTERRUPT + Use Interrupt + 0 + + + + true + + + + + + C_INTERRUPT_MON + Use Monitor Interface for Interrupt + 0 + + + + true + + + + + + C_USE_EXT_BRK + Use Ext_Brk + 0 + + + + true + + + + + + C_USE_EXT_NM_BRK + Use Ext_Nm_Brk + 0 + + + + true + + + + + + C_USE_NON_SECURE + Use Non-Secure AXI access permission + 0 + + + + true + + + + + + C_USE_BRANCH_TARGET_CACHE + Enable Branch Target Cache + 0 + + + + true + + + + + + C_BRANCH_TARGET_CACHE_SIZE + Branch Target Cache Size + 0 + + + + true + + + + + + Component_Name + bd_9d69_microblaze_I_0 + + + + + MicroBlaze + + XPM_MEMORY + + 7 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_1/bd_9d69_rst_0_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_1/bd_9d69_rst_0_0.xci new file mode 100644 index 0000000..ebb842d --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_1/bd_9d69_rst_0_0.xci @@ -0,0 +1,71 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9d69_rst_0_0 + + + ACTIVE_LOW + + + 100000000 + 0.000 + ACTIVE_HIGH + 0 + 4 + 1 + 4 + virtexuplus + 1 + 1 + 1 + 1 + 0 + 4 + 1 + 4 + 1 + 1 + 1 + 1 + bd_9d69_rst_0_0 + Custom + false + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 12 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_1/bd_9d69_rst_0_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_1/bd_9d69_rst_0_0.xml new file mode 100644 index 0000000..f5c2ce0 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_1/bd_9d69_rst_0_0.xml @@ -0,0 +1,583 @@ + + + xilinx.com + customized_ip + bd_9d69_rst_0_0 + 1.0 + + + clock + Clock + + + + + + + CLK + + + slowest_sync_clk + + + + + + ASSOCIATED_RESET + mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset + + + FREQ_HZ + Slowest Sync clock frequency + Slowest Synchronous clock frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + + + ext_reset + Ext_Reset + + + + + + + RST + + + ext_reset_in + + + + + + BOARD.ASSOCIATED_PARAM + RESET_BOARD_INTERFACE + + + + required + + + + + + POLARITY + ACTIVE_HIGH + + + none + + + + + + + aux_reset + aux_reset + + + + + + + RST + + + aux_reset_in + + + + + + POLARITY + ACTIVE_LOW + + + none + + + + + + + dbg_reset + DBG_Reset + + + + + + + RST + + + mb_debug_sys_rst + + + + + + POLARITY + ACTIVE_HIGH + + + + + mb_rst + MB_rst + + + + + + + RST + + + mb_reset + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PROCESSOR + + + + + bus_struct_reset + bus_struct_reset + + + + + + + RST + + + bus_struct_reset + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + interconnect_low_rst + interconnect_low_rst + + + + + + + RST + + + interconnect_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + TYPE + INTERCONNECT + + + + + peripheral_high_rst + peripheral_high_rst + + + + + + + RST + + + peripheral_reset + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PERIPHERAL + + + + + peripheral_low_rst + peripheral_low_rst + + + + + + + RST + + + peripheral_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + TYPE + PERIPHERAL + + + + + + + + slowest_sync_clk + + in + + + std_logic + dummy_view + + + + + + ext_reset_in + + in + + + std_logic + dummy_view + + + + + + aux_reset_in + + in + + + std_logic + dummy_view + + + + 1 + + + + + mb_debug_sys_rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + dcm_locked + + in + + + std_logic + dummy_view + + + + 0x1 + + + + + mb_reset + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + bus_struct_reset + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + peripheral_reset + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + interconnect_aresetn + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 1 + + + + + peripheral_aresetn + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 1 + + + + + + + C_FAMILY + virtexuplus + + + C_EXT_RST_WIDTH + Ext Rst Width + 4 + + + C_AUX_RST_WIDTH + Aux Rst Width + 4 + + + C_EXT_RESET_HIGH + Ext Reset High + 1 + + + C_AUX_RESET_HIGH + Aux Reset High + 0 + + + C_NUM_BUS_RST + No. of Bus Reset (Active High) + 1 + + + C_NUM_PERP_RST + No. of Peripheral Reset (Active High) + 1 + + + C_NUM_INTERCONNECT_ARESETN + No. of Interconnect Reset (Active Low) + 1 + + + C_NUM_PERP_ARESETN + No. of Peripheral Reset (Active Low) + 1 + + + + + + choice_list_ac75ef1e + Custom + + + Processor Reset System + + + C_NUM_PERP_ARESETN + No. of Peripheral Reset (Active Low) + 1 + + + C_NUM_INTERCONNECT_ARESETN + No. of Interconnect Reset (Active Low) + 1 + + + C_NUM_PERP_RST + No. of Peripheral Reset (Active High) + 1 + + + C_NUM_BUS_RST + No. of Bus Reset (Active High) + 1 + + + C_AUX_RESET_HIGH + Aux Reset High + 0 + + + C_EXT_RESET_HIGH + Ext Reset High + 1 + + + C_AUX_RST_WIDTH + Aux Rst Width + 4 + + + C_EXT_RST_WIDTH + Ext Rst Width + 4 + + + Component_Name + bd_9d69_rst_0_0 + + + USE_BOARD_FLOW + Generate Board based IO Constraints + false + + + RESET_BOARD_INTERFACE + Custom + + + + + Processor System Reset + 12 + + + + + + + + + + 2018.2 + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_10/bd_9d69_iomodule_0_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_10/bd_9d69_iomodule_0_0.xci new file mode 100644 index 0000000..ff7bd1d --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_10/bd_9d69_iomodule_0_0.xci @@ -0,0 +1,272 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9d69_iomodule_0_0 + + + + 100000000 + 0.000 + 1 + LEVEL_HIGH + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 32 + 32 + READ_WRITE + 0 + 0x0000000080000000 + virtexuplus + 0 + 6216 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 100000000 + 0 + 32 + 0 + 32 + 0 + 32 + 0 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x000000008000FFFF + iomodule + 17 + 0xFFFF + 0x00000000 + 1 + 1 + 0x0000 + 2 + 0xFFFF + 0 + 0x00000000C0000000 + 0x00000000FFFFFFFF + 0x00000000C0000000 + 32 + 32 + 0x00000000C0000000 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 9600 + 8 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0x0000000080000000 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 100000000 + 0 + 32 + 0 + 32 + 0 + 32 + 0 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x000000008000FFFF + iomodule + 17 + 0xFFFF + 0x00000000 + 1 + 1 + 0 + 0x0000 + 2 + 0xFFFF + 0 + 1 + 0x00000000C0000000 + 0x00000000FFFFFFFF + 0x00000000C0000000 + 32 + 32 + 0x00000000C0000000 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 9600 + 8 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + bd_9d69_iomodule_0_0 + Custom + Custom + Custom + Custom + Custom + false + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 3 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_10/bd_9d69_iomodule_0_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_10/bd_9d69_iomodule_0_0.xml new file mode 100644 index 0000000..cf84d43 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_10/bd_9d69_iomodule_0_0.xml @@ -0,0 +1,7497 @@ + + + xilinx.com + customized_ip + bd_9d69_iomodule_0_0 + 1.0 + + + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + CLK.CLK + Clk + Clock Input + + + + + + + CLK + + + Clk + + + + + + ASSOCIATED_BUSIF + SLMB + + + ASSOCIATED_RESET + Rst:TMR_Rst + + + FREQ_HZ + Clk frequency + Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.Rst + Rst + Reset Input + + + + + + + RST + + + Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PERIPHERAL + + + + + RST.TMR_Rst + TMR_Rst + TMR Reset Input + + + + + + + RST + + + TMR_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + PERIPHERAL + + + + + IO_BUS + IO_BUS + MicroBlaze MCS IO Bus Interface + + + + + + + ADDR_STROBE + + + IO_Addr_Strobe + + + + + ADDRESS + + + IO_Address + + + + + BYTE_ENABLE + + + IO_Byte_Enable + + + + + READ_DATA + + + IO_Read_Data + + + + + READ_STROBE + + + IO_Read_Strobe + + + + + READY + + + IO_Ready + + + + + WRITE_DATA + + + IO_Write_Data + + + + + WRITE_STROBE + + + IO_Write_Strobe + + + + + + + true + + + + + + INTERRUPT.UART_Interrupt + UART_Interrupt + + + + + + + INTERRUPT + + + UART_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.FIT1_Interrupt + FIT1_Interrupt + + + + + + + INTERRUPT + + + FIT1_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.FIT2_Interrupt + FIT2_Interrupt + + + + + + + INTERRUPT + + + FIT2_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.FIT3_Interrupt + FIT3_Interrupt + + + + + + + INTERRUPT + + + FIT3_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.FIT4_Interrupt + FIT4_Interrupt + + + + + + + INTERRUPT + + + FIT4_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.PIT1_Interrupt + PIT1_Interrupt + + + + + + + INTERRUPT + + + PIT1_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.PIT2_Interrupt + PIT2_Interrupt + + + + + + + INTERRUPT + + + PIT2_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.PIT3_Interrupt + PIT3_Interrupt + + + + + + + INTERRUPT + + + PIT3_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.PIT4_Interrupt + PIT4_Interrupt + + + + + + + INTERRUPT + + + PIT4_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.GPI1_Interrupt + GPI1_Interrupt + + + + + + + INTERRUPT + + + GPI1_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.GPI2_Interrupt + GPI2_Interrupt + + + + + + + INTERRUPT + + + GPI2_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.GPI3_Interrupt + GPI3_Interrupt + + + + + + + INTERRUPT + + + GPI3_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.GPI4_Interrupt + GPI4_Interrupt + + + + + + + INTERRUPT + + + GPI4_Interrupt + + + + + + SENSITIVITY + EDGE_RISING + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTC_Interrupt + INTC_Interrupt + + + + + + + INTERRUPT + + + INTC_Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + none + + + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTC_Irq_Single + INTC_IRQ + + + + + + + INTERRUPT + + + INTC_IRQ + + + + + + SENSITIVITY + LEVEL_HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTC_Irq + INTC_IRQ + + + + + + + ACK + + + INTC_Processor_Ack + + + + + ADDRESS + + + INTC_Interrupt_Address + + + + + INTERRUPT + + + INTC_IRQ + + + + + + SENSITIVITY + LEVEL_HIGH + + + LOW_LATENCY + 0 + + + + + + false + + + + + + INTERRUPT.INTC_Irq_Out + INTC_IRQ_OUT + + + + + + + INTERRUPT + + + INTC_IRQ_OUT + + + + + + SENSITIVITY + LEVEL_HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + UART + UART + UART TX/RX + + + + + + + RxD + + + UART_Rx + + + + + TxD + + + UART_Tx + + + + + + BOARD.ASSOCIATED_PARAM + UART_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + GPIO1 + GPIO1 + General Purpose IO + + + + + + + TRI_I + + + GPI1 + + + + + TRI_O + + + GPO1 + + + + + + C_USE_GPO1 + 0 + + + + true + + + + + + C_GPO1_SIZE + 32 + + + + true + + + + + + C_GPO1_INIT + 0x00000000 + + + + true + + + + + + C_USE_GPI1 + 0 + + + + true + + + + + + C_GPI1_SIZE + 32 + + + + true + + + + + + C_GPI1_INTERRUPT + 0 + + + + true + + + + + + BOARD.ASSOCIATED_PARAM + GPIO1_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + GPIO2 + GPIO2 + General Purpose IO + + + + + + + TRI_I + + + GPI2 + + + + + TRI_O + + + GPO2 + + + + + + C_USE_GPO2 + 0 + + + + true + + + + + + C_GPO2_SIZE + 32 + + + + true + + + + + + C_GPO2_INIT + 0x00000000 + + + + true + + + + + + C_USE_GPI2 + 0 + + + + true + + + + + + C_GPI2_SIZE + 32 + + + + true + + + + + + C_GPI2_INTERRUPT + 0 + + + + true + + + + + + BOARD.ASSOCIATED_PARAM + GPIO2_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + GPIO3 + GPIO3 + General Purpose IO + + + + + + + TRI_I + + + GPI3 + + + + + TRI_O + + + GPO3 + + + + + + C_USE_GPO3 + 0 + + + + true + + + + + + C_GPO3_SIZE + 32 + + + + true + + + + + + C_GPO3_INIT + 0x00000000 + + + + true + + + + + + C_USE_GPI3 + 0 + + + + true + + + + + + C_GPI3_SIZE + 32 + + + + true + + + + + + C_GPI3_INTERRUPT + 0 + + + + true + + + + + + BOARD.ASSOCIATED_PARAM + GPIO3_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + GPIO4 + GPIO4 + General Purpose IO + + + + + + + TRI_I + + + GPI4 + + + + + TRI_O + + + GPO4 + + + + + + C_USE_GPO4 + 0 + + + + true + + + + + + C_GPO4_SIZE + 32 + + + + true + + + + + + C_GPO4_INIT + 0x00000000 + + + + true + + + + + + C_USE_GPI4 + 0 + + + + true + + + + + + C_GPI4_SIZE + 32 + + + + true + + + + + + C_GPI4_INTERRUPT + 0 + + + + true + + + + + + BOARD.ASSOCIATED_PARAM + GPIO4_BOARD_INTERFACE + + + + required + + + + + + + + + false + + + + + + + + SLMB + LMB memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + UART RX + UART Receive Data Register + UART Receive Data Register + 0x0 + 8 + true + read-only + + 0x0 + + + UART RX + Receive Data + Data received by the UART. + 0 + 8 + true + read-only + + 0 + 0 + + modify + false + + + + + false + + + + + + UART TX + UART Transmit Data Register + UART Transmit Data Register + 0x4 + 8 + true + write-only + + 0x0 + + + UART TX + Transmit Data + Data to be transmitted by the UART. + 0 + 8 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + UART Status + UART Status Register + UART Status Register + 0x8 + 8 + true + read-only + + 0x0 + + + Rx Valid Data + Rx Valid Data + Indicates if the receive register has valid data: + 0 - Receive register is empty. + 1 - Receive register has valid data. + + 0 + 1 + true + read-only + + 0 + 0 + + false + + + Tx Used + Tx Used + Indicates if the transmit register is in use: + 0 - Transmit register is not in use. + 1 - Transmit register is in use. + + 3 + 1 + true + read-only + + 0 + 0 + + false + + + Overrun Error + Overrun Error + Indicates that an overrun error has occurred: + 0 - No overrun has occurred. + 1 - An overrun has occurred. + + 5 + 1 + true + read-only + + 0 + 0 + + false + + + Frame Error + Frame Error + Indicates that an frame error has occurred: + 0 - No frame error has occurred. + 1 - A frame error has occurred. + + 6 + 1 + true + read-only + + 0 + 0 + + false + + + Parity Error + Parity Error + Indicates that a parity error has occurred: + 0 - No parity error has occurred. + 1 - A parity error occurred. + + 7 + 1 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ MODE + Interrupt Mode Register + Interrupt Mode Register + 0xC + 17 + true + write-only + + 0x0 + + + IRQ Mode + IRQ Mode + Interrupt Mode. +For each bit: + W - When written with 1 the corresponding interrupt will use fast mode. + + 0 + 17 + true + write-only + + 0 + 0 + + false + + + + + true + + + + + + GPO 1 + General Purpose Output 1 Register + General Purpose Output 1 Register + 0x10 + 32 + true + write-only + + 0 + + + GPO + General Purpose Output + General Purpose Output. +For each bit: + W - Writes general purpose output value. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + GPO 2 + General Purpose Output 2 Register + General Purpose Output 2 Register + 0x14 + 32 + true + write-only + + 0 + + + GPO + General Purpose Output + General Purpose Output. +For each bit: + W - Writes general purpose output value. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + GPO 3 + General Purpose Output 3 Register + General Purpose Output 3 Register + 0x18 + 32 + true + write-only + + 0 + + + GPO + General Purpose Output + General Purpose Output. +For each bit: + W - Writes general purpose output value. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + GPO 4 + General Purpose Output 4 Register + General Purpose Output 4 Register + 0x1C + 32 + true + write-only + + 0 + + + GPO + General Purpose Output + General Purpose Output. +For each bit: + W - Writes general purpose output value. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + GPI 1 + General Purpose Input 1 Register + General Purpose Input 1 Register + 0x20 + 32 + true + read-only + + 0 + + + GPI + General Purpose Input + General Purpose Input. +For each bit: + R - Reads general purpose input value. + + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + GPI 2 + General Purpose Input 2 Register + General Purpose Input 2 Register + 0x24 + 32 + true + read-only + + 0 + + + CPI + General Purpose Input + General Purpose Input. +For each bit: + R - Reads general purpose input value. + + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + GPI 3 + General Purpose Input 3 Register + General Purpose Input 3 Register + 0x28 + 32 + true + read-only + + 0 + + + GPI + General Purpose Input + General Purpose Input. +For each bit: + R - Reads general purpose input value. + + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + GPI 4 + General Purpose Input 4 Register + General Purpose Input 4 Register + 0x2C + 32 + true + read-only + + 0 + + + GPI + General Purpose Input + General Purpose Input. +For each bit: + R - Reads general purpose input value. + + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ STATUS + Interrupt Status Register + Interrupt Status Register + 0x30 + 17 + true + read-only + + 0x0 + + + UART ERR + UART Error + UART Error interrupt. + 0 + 1 + true + read-only + + 0 + 0 + + false + + + UART TX + UART Transmitted Data + UART Transmitted Data interrupt. + 1 + 1 + true + read-only + + 0 + 0 + + false + + + UART RX + UART Received Data + UART Received Data interrupt. + 2 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 1 + PIT 1 + PIT 1 lapsed. + 3 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 2 + PIT 2 + PIT 2 lapsed. + 4 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 3 + PIT 3 + PIT 3 lapsed. + 5 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 4 + PIT 4 + PIT 4 lapsed. + 6 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 1 + FIT 1 + FIT 1 strobe. + 7 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 2 + FIT 2 + FIT 2 strobe. + 8 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 3 + FIT 3 + FIT 3 strobe. + 9 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 4 + FIT 4 + FIT 4 strobe. + 10 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 1 + GPI 1 + GPI 1 changed. + 11 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 2 + GPI 2 + GPI 2 changed. + 12 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 3 + GPI 3 + GPI 3 changed. + 13 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 4 + GPI 4 + GPI 4 changed. + 14 + 1 + true + read-only + + 0 + 0 + + false + + + INTC Interrupt + External interrupt input signal + Interrupt Status Register. +For each bit: + R - Reads active interrupt signal. + + 16 + 1 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ PENDING + Interrupt Pending Register + Interrupt Pending Register + 0x34 + 17 + true + read-only + + 0x0 + + + UART ERR + UART Error + UART Error interrupt. + 0 + 1 + true + read-only + + 0 + 0 + + false + + + UART TX + UART Transmitted Data + UART Transmitted Data interrupt. + 1 + 1 + true + read-only + + 0 + 0 + + false + + + UART RX + UART Received Data + UART Received Data interrupt. + 2 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 1 + PIT 1 + PIT 1 lapsed. + 3 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 2 + PIT 2 + PIT 2 lapsed. + 4 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 3 + PIT 3 + PIT 3 lapsed. + 5 + 1 + true + read-only + + 0 + 0 + + false + + + PIT 4 + PIT 4 + PIT 4 lapsed. + 6 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 1 + FIT 1 + FIT 1 strobe. + 7 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 2 + FIT 2 + FIT 2 strobe. + 8 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 3 + FIT 3 + FIT 3 strobe. + 9 + 1 + true + read-only + + 0 + 0 + + false + + + FIT 4 + FIT 4 + FIT 4 strobe. + 10 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 1 + GPI 1 + GPI 1 changed. + 11 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 2 + GPI 2 + GPI 2 changed. + 12 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 3 + GPI 3 + GPI 3 changed. + 13 + 1 + true + read-only + + 0 + 0 + + false + + + GPI 4 + GPI 4 + GPI 4 changed. + 14 + 1 + true + read-only + + 0 + 0 + + false + + + INTC Interrupt + Enabled interrupt events that have occurred + Interrupt Pending. +For each bit: + R - Reads enabled interrupt event that has occurred. + + 16 + 1 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ ENABLE + Interrupt Enable Register + Interrupt Enable Register + 0x38 + 17 + true + write-only + + 0x0 + + + UART ERR + UART Error + UART Error interrupt enabled. + 0 + 1 + true + write-only + + 0 + 0 + + false + + + UART TX + UART Transmitted Data + UART Transmitted Data interrupt enabled. + 1 + 1 + true + write-only + + 0 + 0 + + false + + + UART RX + UART Received Data + UART Received Data interrupt enabled. + 2 + 1 + true + write-only + + 0 + 0 + + false + + + PIT 1 + PIT 1 + PIT 1 interrupt enabled. + 3 + 1 + true + write-only + + 0 + 0 + + false + + + PIT 2 + PIT 2 + PIT 2 interrupt enabled. + 4 + 1 + true + write-only + + 0 + 0 + + false + + + PIT 3 + PIT 3 + PIT 3 interrupt enabled. + 5 + 1 + true + write-only + + 0 + 0 + + false + + + PIT 4 + PIT 4 + PIT 4 interrupt enabled. + 6 + 1 + true + write-only + + 0 + 0 + + false + + + FIT 1 + FIT 1 + FIT 1 interrupt enabled. + 7 + 1 + true + write-only + + 0 + 0 + + false + + + FIT 2 + FIT 2 + FIT 2 interrupt enabled. + 8 + 1 + true + write-only + + 0 + 0 + + false + + + FIT 3 + FIT 3 + FIT 3 interrupt enabled. + 9 + 1 + true + write-only + + 0 + 0 + + false + + + FIT 4 + FIT 4 + FIT 4 interrupt enabled. + 10 + 1 + true + write-only + + 0 + 0 + + false + + + GPI 1 + GPI 1 + GPI 1 interrupt enabled. + 11 + 1 + true + write-only + + 0 + 0 + + false + + + GPI 2 + GPI 2 + GPI 2 interrupt enabled. + 12 + 1 + true + write-only + + 0 + 0 + + false + + + GPI 3 + GPI 3 + GPI 3 interrupt enabled. + 13 + 1 + true + write-only + + 0 + 0 + + false + + + GPI 4 + GPI 4 + GPI 4 interrupt enabled. + 14 + 1 + true + write-only + + 0 + 0 + + false + + + INTC Interrupt + Enable external interrupt input signals + Interrupt Enable. +For each bit: + W - Enable external interrupt input signal. + + 16 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ ACK + Interrupt Acknowledge Register + Interrupt Acknowledge Register + 0x3C + 17 + true + write-only + + 0x0 + + + IRQ Acknowledge + IRQ Acknowledge + Interrupt Acknowledge. +For each bit: + W - When written with 1 clear bit in IRQ_STATUS and IRQ_PENDING. + + 0 + 17 + true + write-only + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + PIT1 PRELOAD + PIT 1 Preload Register + PIT 1 Preload Register + 0x40 + 32 + true + write-only + + 0x0 + + + PIT1 Preload + PIT1 Preload + Determines the initial value of the counter and the timer period. +The period is the value + 2. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT1 COUNTER + PIT 1 Counter Register + PIT 1 Counter Register + 0x44 + 32 + true + read-only + + 0x0 + + + PIT1 Counter + PIT1 Counter + Samples the current counter value. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + PIT1 CONTROL + PIT 1 Control Register + PIT 1 Control Register + 0x48 + 2 + true + write-only + + 0x0 + + + EN + Enable + Count Enable: + 0 - Counting Disabled. + 1 - Counting Enabled. + + 0 + 1 + true + write-only + + 0 + 0 + + false + + + PRELOAD + Preload + Counter preload: + 0 - Counter counts past zero and then stops. + 1 - Counter automatically reloaded with PIT1_PRELOAD. + + 1 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + UART BAUD + UART Programmable Baud Rate + UART Programmable Baud Rate + 0x4C + 8 + true + write-only + + 0x0 + + + UART BAUD + Baud Rate + Programmable UART Baud Rate. + 0 + 20 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT2 PRELOAD + PIT 2 Preload Register + PIT 2 Preload Register + 0x50 + 32 + true + write-only + + 0x0 + + + PIT2 Preload + PIT2 Preload + Determines the initial value of the counter and the timer period. +The period is the value + 2. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT2 COUNTER + PIT 2 Counter Register + PIT 2 Counter Register + 0x54 + 32 + true + read-only + + 0x0 + + + PIT2 Counter + PIT2 Counter + Samples the current counter value. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + PIT2 CONTROL + PIT 2 Control Register + PIT 2 Control Register + 0x58 + 2 + true + write-only + + 0x0 + + + EN + Enable + Count Enable: + 0 - Counting Disabled. + 1 - Counting Enabled. + + 0 + 1 + true + write-only + + 0 + 0 + + false + + + PRELOAD + Preload + Counter preload: + 0 - Counter counts past zero and then stops. + 1 - Counter automatically reloaded with PIT2_PRELOAD. + + 1 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT3 PRELOAD + PIT 3 Preload Register + PIT 3 Preload Register + 0x60 + 32 + true + write-only + + 0x0 + + + PIT3 Preload + PIT3 Preload + Determines the initial value of the counter and the timer period. +The period is the value + 2. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT3 COUNTER + PIT 3 Counter Register + PIT 3 Counter Register + 0x64 + 32 + true + read-only + + 0x0 + + + PIT3 Counter + PIT3 Counter + Samples the current counter value. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + PIT3 CONTROL + PIT 3 Control Register + PIT 3 Control Register + 0x68 + 2 + true + write-only + + 0x0 + + + EN + Enable + Count Enable: + 0 - Counting Disabled. + 1 - Counting Enabled. + + 0 + 1 + true + write-only + + 0 + 0 + + false + + + PRELOAD + Preload + Counter preload: + 0 - Counter counts past zero and then stops. + 1 - Counter automatically reloaded with PIT3_PRELOAD. + + 1 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT4 PRELOAD + PIT 4 Preload Register + PIT 4 Preload Register + 0x70 + 32 + true + write-only + + 0x0 + + + PIT4 Preload + PIT4 Preload + Determines the initial value of the counter and the timer period. +The period is the value + 2. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + PIT4 COUNTER + PIT 4 Counter Register + PIT 4 Counter Register + 0x74 + 32 + true + read-only + + 0x0 + + + PIT4 Counter + PIT4 Counter + Samples the current counter value. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + PIT4 CONTROL + PIT 4 Control Register + PIT 4 Control Register + 0x78 + 2 + true + write-only + + 0x0 + + + EN + Enable + Count Enable: + 0 - Counting Disabled. + 1 - Counting Enabled. + + 0 + 1 + true + write-only + + 0 + 0 + + false + + + PRELOAD + Preload + Counter preload: + 0 - Counter counts past zero and then stops. + 1 - Counter automatically reloaded with PIT4_PRELOAD. + + 1 + 1 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 0 + Interrupt Vector Register 0 + Interrupt Vector Register 0 + 0x80 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 0 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 1 + Interrupt Vector Register 1 + Interrupt Vector Register 1 + 0x84 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 1 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 2 + Interrupt Vector Register 2 + Interrupt Vector Register 2 + 0x88 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 2 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 3 + Interrupt Vector Register 3 + Interrupt Vector Register 3 + 0x8C + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 3 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 4 + Interrupt Vector Register 4 + Interrupt Vector Register 4 + 0x90 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 4 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 5 + Interrupt Vector Register 5 + Interrupt Vector Register 5 + 0x94 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 5 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 6 + Interrupt Vector Register 6 + Interrupt Vector Register 6 + 0x98 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 6 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 7 + Interrupt Vector Register 7 + Interrupt Vector Register 7 + 0x9C + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 7 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 8 + Interrupt Vector Register 8 + Interrupt Vector Register 8 + 0xA0 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 8 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 9 + Interrupt Vector Register 9 + Interrupt Vector Register 9 + 0xA4 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 9 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 10 + Interrupt Vector Register 10 + Interrupt Vector Register 10 + 0xA8 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 10 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 11 + Interrupt Vector Register 11 + Interrupt Vector Register 11 + 0xAC + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 11 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 12 + Interrupt Vector Register 12 + Interrupt Vector Register 12 + 0xB0 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 12 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 13 + Interrupt Vector Register 13 + Interrupt Vector Register 13 + 0xB4 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 13 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 14 + Interrupt Vector Register 14 + Interrupt Vector Register 14 + 0xB8 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 14 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 16 + Interrupt Vector Register 16 + Interrupt Vector Register 16 + 0xC0 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 16 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + true + + + + + + IRQ VECTOR 17 + Interrupt Vector Register 17 + Interrupt Vector Register 17 + 0xC4 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 17 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 18 + Interrupt Vector Register 18 + Interrupt Vector Register 18 + 0xC8 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 18 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 19 + Interrupt Vector Register 19 + Interrupt Vector Register 19 + 0xCC + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 19 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 20 + Interrupt Vector Register 20 + Interrupt Vector Register 20 + 0xD0 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 20 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 21 + Interrupt Vector Register 21 + Interrupt Vector Register 21 + 0xD4 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 21 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 22 + Interrupt Vector Register 22 + Interrupt Vector Register 22 + 0xD8 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 22 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 23 + Interrupt Vector Register 23 + Interrupt Vector Register 23 + 0xDC + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 23 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 24 + Interrupt Vector Register 24 + Interrupt Vector Register 24 + 0xE0 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 24 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 25 + Interrupt Vector Register 25 + Interrupt Vector Register 25 + 0xE4 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 25 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 26 + Interrupt Vector Register 26 + Interrupt Vector Register 26 + 0xE8 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 26 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 27 + Interrupt Vector Register 27 + Interrupt Vector Register 27 + 0xEC + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 27 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 28 + Interrupt Vector Register 28 + Interrupt Vector Register 28 + 0xF0 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 28 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 29 + Interrupt Vector Register 29 + Interrupt Vector Register 29 + 0xF4 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 29 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 30 + Interrupt Vector Register 30 + Interrupt Vector Register 30 + 0xF8 + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 30 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + IRQ VECTOR 31 + Interrupt Vector Register 31 + Interrupt Vector Register 31 + 0xFC + 1 + true + write-only + + 0x0 + + + IRQ Vector + Interrupt Vector Address + Interrupt vector address of active interrupt 31 with highest priority. + + 0 + 32 + true + write-only + + 0 + 0 + + false + + + + + false + + + + + + + IO + 0 + 65536 + 32 + register + read-write + + + OFFSET_BASE_PARAM + C_IO_BASEADDR + + + OFFSET_HIGH_PARAM + C_IO_HIGHADDR + + + + + + true + + + + + + + + + + Clk + + in + + + std_logic + dummy_view + + + + + + Rst + + in + + + std_logic + dummy_view + + + + + + Config_Reset + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + TMR_Rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + TMR_Disable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + ToVote + + out + + 1023 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + FromAVote + + in + + 1023 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + FromBVote + + in + + 1023 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + IO_Addr_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + IO_Read_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + IO_Write_Strobe + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + IO_Address + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + IO_Byte_Enable + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + IO_Write_Data + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + IO_Read_Data + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + IO_Ready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + UART_Rx + Serial Data In + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UART_Tx + Serial Data Out + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + UART_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT1_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT1_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT2_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT2_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT3_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT3_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT4_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + FIT4_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT1_Enable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + PIT1_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT1_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT2_Enable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + PIT2_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT2_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT3_Enable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + PIT3_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT3_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT4_Enable + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + PIT4_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + PIT4_Toggle + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + GPO1 + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + GPO2 + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + GPO3 + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + GPO4 + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + GPI1 + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + GPI1_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + GPI2 + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + GPI2_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + GPI3 + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + GPI3_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + GPI4 + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + GPI4_Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + INTC_Interrupt + Interrupt Inputs + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + INTC_IRQ + Interrupt Request Output + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + INTC_Processor_Ack + Interrupt Acknowledgement Input + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + INTC_Interrupt_Address + Interrupt Vector Address Output + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + INTC_IRQ_OUT + Interrupt Request Output + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + + + C_FAMILY + virtexuplus + + + C_FREQ + 100000000 + + + C_INSTANCE + iomodule + + + C_USE_CONFIG_RESET + 0 + + + C_AVOID_PRIMITIVES + 0 + + + C_TMR + 0 + + + C_USE_TMR_DISABLE + 0 + + + C_HIGHADDR + 0x000000008000FFFF + + + C_BASEADDR + 0x0000000080000000 + + + C_MASK + 0x00000000C0000000 + + + C_IO_HIGHADDR + 0x00000000FFFFFFFF + + + + true + + + + + + C_IO_BASEADDR + 0x00000000C0000000 + + + + true + + + + + + C_IO_MASK + 0x00000000C0000000 + + + + true + + + + + + C_LMB_AWIDTH + 32 + + + C_LMB_DWIDTH + 32 + + + C_USE_IO_BUS + 1 + + + C_USE_UART_RX + 0 + + + C_USE_UART_TX + 0 + + + C_UART_BAUDRATE + 9600 + + + + false + + + + + + C_UART_DATA_BITS + 8 + + + + false + + + + + + C_UART_USE_PARITY + 0 + + + + false + + + + + + C_UART_ODD_PARITY + 0 + + + + false + + + + + + C_UART_RX_INTERRUPT + 0 + + + + false + + + + + + C_UART_TX_INTERRUPT + 0 + + + + false + + + + + + C_UART_ERROR_INTERRUPT + 0 + + + + false + + + + + + C_UART_PROG_BAUDRATE + 0 + + + + false + + + + + + C_USE_FIT1 + 0 + + + C_FIT1_No_CLOCKS + 6216 + + + + false + + + + + + C_FIT1_INTERRUPT + 0 + + + + false + + + + + + C_USE_FIT2 + 0 + + + C_FIT2_No_CLOCKS + 6216 + + + + false + + + + + + C_FIT2_INTERRUPT + 0 + + + + false + + + + + + C_USE_FIT3 + 0 + + + C_FIT3_No_CLOCKS + 6216 + + + + false + + + + + + C_FIT3_INTERRUPT + 0 + + + + false + + + + + + C_USE_FIT4 + 0 + + + C_FIT4_No_CLOCKS + 6216 + + + + false + + + + + + C_FIT4_INTERRUPT + 0 + + + + false + + + + + + C_USE_PIT1 + 0 + + + C_PIT1_SIZE + 32 + + + + false + + + + + + C_PIT1_READABLE + 1 + + + + false + + + + + + C_PIT1_PRESCALER + 0 + + + + false + + + + + + C_PIT1_INTERRUPT + 0 + + + + false + + + + + + C_USE_PIT2 + 0 + + + C_PIT2_SIZE + 32 + + + + false + + + + + + C_PIT2_READABLE + 1 + + + + false + + + + + + C_PIT2_PRESCALER + 0 + + + + false + + + + + + C_PIT2_INTERRUPT + 0 + + + + false + + + + + + C_USE_PIT3 + 0 + + + C_PIT3_SIZE + 32 + + + + false + + + + + + C_PIT3_READABLE + 1 + + + + false + + + + + + C_PIT3_PRESCALER + 0 + + + + false + + + + + + C_PIT3_INTERRUPT + 0 + + + + false + + + + + + C_USE_PIT4 + 0 + + + C_PIT4_SIZE + 32 + + + + false + + + + + + C_PIT4_READABLE + 1 + + + + false + + + + + + C_PIT4_PRESCALER + 0 + + + + false + + + + + + C_PIT4_INTERRUPT + 0 + + + + false + + + + + + C_USE_GPO1 + 0 + + + C_GPO1_SIZE + 32 + + + + false + + + + + + C_GPO1_INIT + 0x00000000 + + + + false + + + + + + C_USE_GPO2 + 0 + + + C_GPO2_SIZE + 32 + + + + false + + + + + + C_GPO2_INIT + 0x00000000 + + + + false + + + + + + C_USE_GPO3 + 0 + + + C_GPO3_SIZE + 32 + + + + false + + + + + + C_GPO3_INIT + 0x00000000 + + + + false + + + + + + C_USE_GPO4 + 0 + + + C_GPO4_SIZE + 32 + + + + false + + + + + + C_GPO4_INIT + 0x00000000 + + + + false + + + + + + C_USE_GPI1 + 0 + + + C_GPI1_SIZE + 32 + + + + false + + + + + + C_GPI1_INTERRUPT + 0 + + + + false + + + + + + C_USE_GPI2 + 0 + + + C_GPI2_SIZE + 32 + + + + false + + + + + + C_GPI2_INTERRUPT + 0 + + + + false + + + + + + C_USE_GPI3 + 0 + + + C_GPI3_SIZE + 32 + + + + false + + + + + + C_GPI3_INTERRUPT + 0 + + + + false + + + + + + C_USE_GPI4 + 0 + + + C_GPI4_SIZE + 32 + + + + false + + + + + + C_GPI4_INTERRUPT + 0 + + + + false + + + + + + C_INTC_USE_EXT_INTR + 0 + + + C_INTC_INTR_SIZE + 1 + + + + false + + + + + + C_INTC_LEVEL_EDGE + 0x0000 + + + + false + + + + + + C_INTC_POSITIVE + 0xFFFF + + + + false + + + + + + C_INTC_HAS_FAST + 1 + + + C_INTC_ADDR_WIDTH + 17 + + + + false + + + + + + C_INTC_BASE_VECTORS + 0x00000000 + + + C_INTC_ASYNC_INTR + 0xFFFF + + + C_INTC_NUM_SYNC_FF + 2 + + + + + + choice_list_6fc15197 + 32 + + + choice_list_ac75ef1e + Custom + + + choice_list_f585525a + 110 + 300 + 1200 + 2400 + 4800 + 9600 + 19200 + 38400 + 57600 + 115200 + 128000 + 230400 + 460800 + 921600 + + + choice_pairs_007f01e9 + 0 + 1 + 2 + 3 + 4 + 5 + 7 + 8 + 9 + + + choice_pairs_4847022f + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 8 + 9 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_5f1e379e + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + 9 + + + choice_pairs_7ba91213 + 0 + 1 + 2 + 3 + + + choice_pairs_d4609148 + 0 + 1 + + + choice_pairs_f0f6eb36 + 0 + 1 + 2 + 3 + 4 + 6 + 7 + 8 + 9 + + + choice_pairs_ffa336e4 + 0 + 1 + + + LMB module which includes plenty of I/O peripherals + + + C_USE_CONFIG_RESET + 0 + + + C_AVOID_PRIMITIVES + 0 + + + C_TMR + Use Triple Modular Redundancy + 0 + + + C_USE_TMR_DISABLE + Activate TMR Disable Input + 0 + + + + false + + + + + + C_FREQ + 100000000 + + + C_INSTANCE + iomodule + + + C_INTC_BASE_VECTORS + MicroBlaze Relocatable Base Vector Value + 0x00000000 + + + C_BASEADDR + I/O Module Register Base Address + 0x0000000080000000 + + + C_HIGHADDR + I/O Module Register High Address + 0x000000008000FFFF + + + C_MASK + I/O Module Register Address Decode Mask + 0x00000000C0000000 + + + C_USE_IO_BUS + Enable IO Bus + 1 + + + C_IO_BASEADDR + I/O Module IO Bus Base Address + 0x00000000C0000000 + + + + true + + + + + + C_IO_HIGHADDR + I/O Module IO Bus High Address + 0x00000000FFFFFFFF + + + + true + + + + + + C_IO_MASK + I/O Module IO Bus Address Decode Mask + 0x00000000C0000000 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_USE_UART_RX + Enable Receiver + 0 + + + C_USE_UART_TX + Enable Transmitter + 0 + + + C_UART_BAUDRATE + Define Baud Rate + 9600 + + + + false + + + + + + C_UART_PROG_BAUDRATE + Programmable Baud Rate + 0 + + + + false + + + + + + C_UART_DATA_BITS + Number of Data Bits + 8 + + + + false + + + + + + C_UART_USE_PARITY + Use Parity + 0 + + + + false + + + + + + C_UART_ODD_PARITY + Even or Odd Parity + 0 + + + + false + + + + + + C_UART_RX_INTERRUPT + Implement Receive Interrupt + 0 + + + + false + + + + + + C_UART_TX_INTERRUPT + Implement Transmit Interrupt + 0 + + + + false + + + + + + C_UART_ERROR_INTERRUPT + Implement Error Interrupt + 0 + + + + false + + + + + + C_USE_FIT1 + Use FIT + 0 + + + C_FIT1_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + true + + + + + + C_FIT1_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_FIT2 + Use FIT + 0 + + + C_FIT2_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + true + + + + + + C_FIT2_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_FIT3 + Use FIT + 0 + + + C_FIT3_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + true + + + + + + C_FIT3_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_FIT4 + Use FIT + 0 + + + C_FIT4_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + true + + + + + + C_FIT4_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_PIT1 + Use PIT + 0 + + + C_PIT1_SIZE + Number of Bits for Timer + 32 + + + + true + + + + + + C_PIT1_READABLE + Shall Counter Value Be Readable + 1 + + + + true + + + + + + C_PIT1_PRESCALER + Define Prescaler + 0 + + + + true + + + + + + C_PIT1_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_PIT2 + Use PIT + 0 + + + C_PIT2_SIZE + Number of Bits for Timer + 32 + + + + true + + + + + + C_PIT2_READABLE + Shall Counter Value Be Readable + 1 + + + + true + + + + + + C_PIT2_PRESCALER + Define Prescaler + 0 + + + + true + + + + + + C_PIT2_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_PIT3 + Use PIT + 0 + + + C_PIT3_SIZE + Number of Bits for Timer + 32 + + + + true + + + + + + C_PIT3_READABLE + Shall Counter Value Be Readable + 1 + + + + true + + + + + + C_PIT3_PRESCALER + Define Prescaler + 0 + + + + true + + + + + + C_PIT3_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_PIT4 + Use PIT + 0 + + + C_PIT4_SIZE + Number of Bits for Timer + 32 + + + + true + + + + + + C_PIT4_READABLE + Shall Counter Value Be Readable + 1 + + + + true + + + + + + C_PIT4_PRESCALER + Define Prescaler + 0 + + + + true + + + + + + C_PIT4_INTERRUPT + Generate Interrupt + 0 + + + + true + + + + + + C_USE_GPO1 + Use GPO + 0 + + + C_GPO1_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPO1_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + C_USE_GPO2 + Use GPO + 0 + + + C_GPO2_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPO2_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + C_USE_GPO3 + Use GPO + 0 + + + C_GPO3_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPO3_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + C_USE_GPO4 + Use GPO + 0 + + + C_GPO4_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPO4_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + C_USE_GPI1 + Use GPI + 0 + + + C_GPI1_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPI1_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + C_USE_GPI2 + Use GPI + 0 + + + C_GPI2_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPI2_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + C_USE_GPI3 + Use GPI + 0 + + + C_GPI3_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPI3_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + C_USE_GPI4 + Use GPI + 0 + + + C_GPI4_SIZE + Number of Bits + 32 + + + + false + + + + + + C_GPI4_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + C_INTC_HAS_FAST + Use Low-latency Interrupt Handling + 1 + + + C_INTC_USE_EXT_INTR + Use External Interrupts + 0 + + + C_INTC_USE_IRQ_OUT + Use Separate Interrupt Output + 1 + + + C_INTC_IRQ_CONNECTION + Interrupt Output Connection + 0 + + + + false + + + + + + C_INTC_INTR_SIZE + Number of External Inputs + 1 + + + + true + + + + + + C_INTC_LEVEL_EDGE + Level or Edge of External Interrupts + 0x0000 + + + + true + + + + + + C_INTC_POSITIVE + Positive or Negative External Interrupts + 0xFFFF + + + + true + + + + + + C_INTC_ADDR_WIDTH + 17 + + + + true + + + + + + C_INTC_ASYNC_INTR + Interrupts asynchronous + The setting of each bit in this option indicates whether the incoming interrupt is treated as asynchronous or not. 0 = Synchronous, 1 = Asynchronous. + 0xFFFF + + + C_INTC_NUM_SYNC_FF + Number of synchronization flip-flops + Number of synchronization flip-flops used to synchronize asynchronous interupt inputs + 2 + + + Component_Name + bd_9d69_iomodule_0_0 + + + USE_BOARD_FLOW + Generate Board based IO Constraints + false + + + GPIO1_BOARD_INTERFACE + Custom + + + GPIO2_BOARD_INTERFACE + Custom + + + GPIO3_BOARD_INTERFACE + Custom + + + GPIO4_BOARD_INTERFACE + Custom + + + UART_BOARD_INTERFACE + Custom + + + + + IOModule + 3 + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_2/bd_9d69_ilmb_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_2/bd_9d69_ilmb_0.xci new file mode 100644 index 0000000..8406af9 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_2/bd_9d69_ilmb_0.xci @@ -0,0 +1,113 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9d69_ilmb_0 + + + + 100000000 + 0.000 + 32 + 32 + READ_ONLY + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 1 + 32 + 32 + 2 + 1 + 32 + 32 + 2 + bd_9d69_ilmb_0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 9 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_2/bd_9d69_ilmb_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_2/bd_9d69_ilmb_0.xml new file mode 100644 index 0000000..1288881 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_2/bd_9d69_ilmb_0.xml @@ -0,0 +1,3323 @@ + + + xilinx.com + customized_ip + bd_9d69_ilmb_0 + 1.0 + + + LMB_Sl_0 + LMB_Sl_00 + Local Memory Bus Mirrored Slave interface 0 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 0 + 0 + + + + + + READDBUS + + + Sl_DBus + + 0 + 31 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 0 + 0 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 0 + 0 + + + + + + WAIT + + + Sl_Wait + + 0 + 0 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + LMB_Sl_1 + LMB_Sl_01 + Local Memory Bus Mirrored Slave interface 1 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 1 + 1 + + + + + + READDBUS + + + Sl_DBus + + 32 + 63 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 1 + 1 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 1 + 1 + + + + + + WAIT + + + Sl_Wait + + 1 + 1 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + LMB_Sl_2 + LMB_Sl_02 + Local Memory Bus Mirrored Slave interface 2 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 2 + 2 + + + + + + READDBUS + + + Sl_DBus + + 64 + 95 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 2 + 2 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 2 + 2 + + + + + + WAIT + + + Sl_Wait + + 2 + 2 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_3 + LMB_Sl_03 + Local Memory Bus Mirrored Slave interface 3 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 3 + 3 + + + + + + READDBUS + + + Sl_DBus + + 96 + 127 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 3 + 3 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 3 + 3 + + + + + + WAIT + + + Sl_Wait + + 3 + 3 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_4 + LMB_Sl_04 + Local Memory Bus Mirrored Slave interface 4 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 4 + 4 + + + + + + READDBUS + + + Sl_DBus + + 128 + 159 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 4 + 4 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 4 + 4 + + + + + + WAIT + + + Sl_Wait + + 4 + 4 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_5 + LMB_Sl_05 + Local Memory Bus Mirrored Slave interface 5 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 5 + 5 + + + + + + READDBUS + + + Sl_DBus + + 160 + 191 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 5 + 5 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 5 + 5 + + + + + + WAIT + + + Sl_Wait + + 5 + 5 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_6 + LMB_Sl_06 + Local Memory Bus Mirrored Slave interface 6 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 6 + 6 + + + + + + READDBUS + + + Sl_DBus + + 192 + 223 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 6 + 6 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 6 + 6 + + + + + + WAIT + + + Sl_Wait + + 6 + 6 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_7 + LMB_Sl_07 + Local Memory Bus Mirrored Slave interface 7 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 7 + 7 + + + + + + READDBUS + + + Sl_DBus + + 224 + 255 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 7 + 7 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 7 + 7 + + + + + + WAIT + + + Sl_Wait + + 7 + 7 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_8 + LMB_Sl_08 + Local Memory Bus Mirrored Slave interface 8 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 8 + 8 + + + + + + READDBUS + + + Sl_DBus + + 256 + 287 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 8 + 8 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 8 + 8 + + + + + + WAIT + + + Sl_Wait + + 8 + 8 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_9 + LMB_Sl_09 + Local Memory Bus Mirrored Slave interface 9 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 9 + 9 + + + + + + READDBUS + + + Sl_DBus + + 288 + 319 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 9 + 9 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 9 + 9 + + + + + + WAIT + + + Sl_Wait + + 9 + 9 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_10 + LMB_Sl_10 + Local Memory Bus Mirrored Slave interface 10 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 10 + 10 + + + + + + READDBUS + + + Sl_DBus + + 320 + 351 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 10 + 10 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 10 + 10 + + + + + + WAIT + + + Sl_Wait + + 10 + 10 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_11 + LMB_Sl_11 + Local Memory Bus Mirrored Slave interface 11 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 11 + 11 + + + + + + READDBUS + + + Sl_DBus + + 352 + 383 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 11 + 11 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 11 + 11 + + + + + + WAIT + + + Sl_Wait + + 11 + 11 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_12 + LMB_Sl_12 + Local Memory Bus Mirrored Slave interface 12 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 12 + 12 + + + + + + READDBUS + + + Sl_DBus + + 384 + 415 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 12 + 12 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 12 + 12 + + + + + + WAIT + + + Sl_Wait + + 12 + 12 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_13 + LMB_Sl_13 + Local Memory Bus Mirrored Slave interface 13 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 13 + 13 + + + + + + READDBUS + + + Sl_DBus + + 416 + 447 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 13 + 13 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 13 + 13 + + + + + + WAIT + + + Sl_Wait + + 13 + 13 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_14 + LMB_Sl_14 + Local Memory Bus Mirrored Slave interface 14 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 14 + 14 + + + + + + READDBUS + + + Sl_DBus + + 448 + 479 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 14 + 14 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 14 + 14 + + + + + + WAIT + + + Sl_Wait + + 14 + 14 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_15 + LMB_Sl_15 + Local Memory Bus Mirrored Slave interface 15 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 15 + 15 + + + + + + READDBUS + + + Sl_DBus + + 480 + 511 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 15 + 15 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 15 + 15 + + + + + + WAIT + + + Sl_Wait + + 15 + 15 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_M + LMB_M + Local Memory Bus Mirrored Master interface + + + + + + + ABUS + + + M_ABus + + + + + ADDRSTROBE + + + M_AddrStrobe + + + + + BE + + + M_BE + + + + + CE + + + LMB_CE + + + + + READDBUS + + + LMB_ReadDBus + + + + + READSTROBE + + + M_ReadStrobe + + + + + READY + + + LMB_Ready + + + + + RST + + + LMB_Rst + + + + + UE + + + LMB_UE + + + + + WAIT + + + LMB_Wait + + + + + WRITEDBUS + + + M_DBus + + + + + WRITESTROBE + + + M_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_ONLY + + + none + + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + LMB_Sl_0:LMB_Sl_1:LMB_Sl_2:LMB_Sl_3:LMB_Sl_4:LMB_Sl_5:LMB_Sl_6:LMB_Sl_7:LMB_Sl_8:LMB_Sl_9:LMB_Sl_10:LMB_Sl_11:LMB_Sl_12:LMB_Sl_13:LMB_Sl_14:LMB_Sl_15:LMB_M + + + ASSOCIATED_RESET + SYS_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.SYS_Rst + SYS_Rst + Reset + + + + + + + RST + + + SYS_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + + + LMB_Channel + LMB_M + LMB_Sl_0 + LMB_Sl_1 + LMB_Sl_2 + LMB_Sl_3 + LMB_Sl_4 + LMB_Sl_5 + LMB_Sl_6 + LMB_Sl_7 + LMB_Sl_8 + LMB_Sl_9 + LMB_Sl_10 + LMB_Sl_11 + LMB_Sl_12 + LMB_Sl_13 + LMB_Sl_14 + LMB_Sl_15 + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + + + SYS_Rst + + in + + + std_logic + dummy_view + + + + + + LMB_Rst + + out + + + std_logic + dummy_view + + + + + + M_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + M_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + M_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + M_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + M_DBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + M_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + in + + 0 + 63 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + + + Sl_Wait + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_UE + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_CE + + in + + 0 + 1 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_ABus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_ReadStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_AddrStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_ReadDBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_Ready + + out + + + std_logic + dummy_view + + + + + + LMB_Wait + + out + + + std_logic + dummy_view + + + + + + LMB_UE + + out + + + std_logic + dummy_view + + + + + + LMB_CE + + out + + + std_logic + dummy_view + + + + + + LMB_BE + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + + + C_LMB_NUM_SLAVES + LMB Number of Slaves + 2 + + + C_LMB_DWIDTH + C Lmb Dwidth + 32 + + + C_LMB_AWIDTH + C Lmb Awidth + 32 + + + C_EXT_RESET_HIGH + C Ext Reset High + 1 + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_4873554b + 0 + 1 + + + The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM + + + C_LMB_DWIDTH + C Lmb Dwidth + 32 + + + + true + + + + + + C_LMB_AWIDTH + C Lmb Awidth + 32 + + + + true + + + + + + C_EXT_RESET_HIGH + C Ext Reset High + 1 + + + + true + + + + + + C_LMB_NUM_SLAVES + LMB Number of Slaves + 2 + + + + true + + + + + + Component_Name + bd_9d69_ilmb_0 + + + + + Local Memory Bus (LMB) 1.0 + 9 + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_3/bd_9d69_dlmb_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_3/bd_9d69_dlmb_0.xci new file mode 100644 index 0000000..9a5c4db --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_3/bd_9d69_dlmb_0.xci @@ -0,0 +1,115 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9d69_dlmb_0 + + + + 100000000 + 0.000 + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 1 + 32 + 32 + 3 + 1 + 32 + 32 + 3 + bd_9d69_dlmb_0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 9 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_3/bd_9d69_dlmb_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_3/bd_9d69_dlmb_0.xml new file mode 100644 index 0000000..9a9bb29 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_3/bd_9d69_dlmb_0.xml @@ -0,0 +1,3325 @@ + + + xilinx.com + customized_ip + bd_9d69_dlmb_0 + 1.0 + + + LMB_Sl_0 + LMB_Sl_00 + Local Memory Bus Mirrored Slave interface 0 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 0 + 0 + + + + + + READDBUS + + + Sl_DBus + + 0 + 31 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 0 + 0 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 0 + 0 + + + + + + WAIT + + + Sl_Wait + + 0 + 0 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + LMB_Sl_1 + LMB_Sl_01 + Local Memory Bus Mirrored Slave interface 1 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 1 + 1 + + + + + + READDBUS + + + Sl_DBus + + 32 + 63 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 1 + 1 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 1 + 1 + + + + + + WAIT + + + Sl_Wait + + 1 + 1 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + LMB_Sl_2 + LMB_Sl_02 + Local Memory Bus Mirrored Slave interface 2 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 2 + 2 + + + + + + READDBUS + + + Sl_DBus + + 64 + 95 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 2 + 2 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 2 + 2 + + + + + + WAIT + + + Sl_Wait + + 2 + 2 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + LMB_Sl_3 + LMB_Sl_03 + Local Memory Bus Mirrored Slave interface 3 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 3 + 3 + + + + + + READDBUS + + + Sl_DBus + + 96 + 127 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 3 + 3 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 3 + 3 + + + + + + WAIT + + + Sl_Wait + + 3 + 3 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_4 + LMB_Sl_04 + Local Memory Bus Mirrored Slave interface 4 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 4 + 4 + + + + + + READDBUS + + + Sl_DBus + + 128 + 159 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 4 + 4 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 4 + 4 + + + + + + WAIT + + + Sl_Wait + + 4 + 4 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_5 + LMB_Sl_05 + Local Memory Bus Mirrored Slave interface 5 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 5 + 5 + + + + + + READDBUS + + + Sl_DBus + + 160 + 191 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 5 + 5 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 5 + 5 + + + + + + WAIT + + + Sl_Wait + + 5 + 5 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_6 + LMB_Sl_06 + Local Memory Bus Mirrored Slave interface 6 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 6 + 6 + + + + + + READDBUS + + + Sl_DBus + + 192 + 223 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 6 + 6 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 6 + 6 + + + + + + WAIT + + + Sl_Wait + + 6 + 6 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_7 + LMB_Sl_07 + Local Memory Bus Mirrored Slave interface 7 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 7 + 7 + + + + + + READDBUS + + + Sl_DBus + + 224 + 255 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 7 + 7 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 7 + 7 + + + + + + WAIT + + + Sl_Wait + + 7 + 7 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_8 + LMB_Sl_08 + Local Memory Bus Mirrored Slave interface 8 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 8 + 8 + + + + + + READDBUS + + + Sl_DBus + + 256 + 287 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 8 + 8 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 8 + 8 + + + + + + WAIT + + + Sl_Wait + + 8 + 8 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_9 + LMB_Sl_09 + Local Memory Bus Mirrored Slave interface 9 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 9 + 9 + + + + + + READDBUS + + + Sl_DBus + + 288 + 319 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 9 + 9 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 9 + 9 + + + + + + WAIT + + + Sl_Wait + + 9 + 9 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_10 + LMB_Sl_10 + Local Memory Bus Mirrored Slave interface 10 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 10 + 10 + + + + + + READDBUS + + + Sl_DBus + + 320 + 351 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 10 + 10 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 10 + 10 + + + + + + WAIT + + + Sl_Wait + + 10 + 10 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_11 + LMB_Sl_11 + Local Memory Bus Mirrored Slave interface 11 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 11 + 11 + + + + + + READDBUS + + + Sl_DBus + + 352 + 383 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 11 + 11 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 11 + 11 + + + + + + WAIT + + + Sl_Wait + + 11 + 11 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_12 + LMB_Sl_12 + Local Memory Bus Mirrored Slave interface 12 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 12 + 12 + + + + + + READDBUS + + + Sl_DBus + + 384 + 415 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 12 + 12 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 12 + 12 + + + + + + WAIT + + + Sl_Wait + + 12 + 12 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_13 + LMB_Sl_13 + Local Memory Bus Mirrored Slave interface 13 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 13 + 13 + + + + + + READDBUS + + + Sl_DBus + + 416 + 447 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 13 + 13 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 13 + 13 + + + + + + WAIT + + + Sl_Wait + + 13 + 13 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_14 + LMB_Sl_14 + Local Memory Bus Mirrored Slave interface 14 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 14 + 14 + + + + + + READDBUS + + + Sl_DBus + + 448 + 479 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 14 + 14 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 14 + 14 + + + + + + WAIT + + + Sl_Wait + + 14 + 14 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_Sl_15 + LMB_Sl_15 + Local Memory Bus Mirrored Slave interface 15 + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + 15 + 15 + + + + + + READDBUS + + + Sl_DBus + + 480 + 511 + + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + 15 + 15 + + + + + + RST + + + LMB_Rst + + + + + UE + + + Sl_UE + + 15 + 15 + + + + + + WAIT + + + Sl_Wait + + 15 + 15 + + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + LMB_M + LMB_M + Local Memory Bus Mirrored Master interface + + + + + + + ABUS + + + M_ABus + + + + + ADDRSTROBE + + + M_AddrStrobe + + + + + BE + + + M_BE + + + + + CE + + + LMB_CE + + + + + READDBUS + + + LMB_ReadDBus + + + + + READSTROBE + + + M_ReadStrobe + + + + + READY + + + LMB_Ready + + + + + RST + + + LMB_Rst + + + + + UE + + + LMB_UE + + + + + WAIT + + + LMB_Wait + + + + + WRITEDBUS + + + M_DBus + + + + + WRITESTROBE + + + M_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + LMB_Sl_0:LMB_Sl_1:LMB_Sl_2:LMB_Sl_3:LMB_Sl_4:LMB_Sl_5:LMB_Sl_6:LMB_Sl_7:LMB_Sl_8:LMB_Sl_9:LMB_Sl_10:LMB_Sl_11:LMB_Sl_12:LMB_Sl_13:LMB_Sl_14:LMB_Sl_15:LMB_M + + + ASSOCIATED_RESET + SYS_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.SYS_Rst + SYS_Rst + Reset + + + + + + + RST + + + SYS_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + + + LMB_Channel + LMB_M + LMB_Sl_0 + LMB_Sl_1 + LMB_Sl_2 + LMB_Sl_3 + LMB_Sl_4 + LMB_Sl_5 + LMB_Sl_6 + LMB_Sl_7 + LMB_Sl_8 + LMB_Sl_9 + LMB_Sl_10 + LMB_Sl_11 + LMB_Sl_12 + LMB_Sl_13 + LMB_Sl_14 + LMB_Sl_15 + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + + + SYS_Rst + + in + + + std_logic + dummy_view + + + + + + LMB_Rst + + out + + + std_logic + dummy_view + + + + + + M_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + M_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + M_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + M_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + M_DBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + M_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + in + + 0 + 95 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + in + + 0 + 2 + + + + std_logic_vector + dummy_view + + + + + + Sl_Wait + + in + + 0 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_UE + + in + + 0 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_CE + + in + + 0 + 2 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_ABus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_ReadStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_AddrStrobe + + out + + + std_logic + dummy_view + + + + + + LMB_ReadDBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_Ready + + out + + + std_logic + dummy_view + + + + + + LMB_Wait + + out + + + std_logic + dummy_view + + + + + + LMB_UE + + out + + + std_logic + dummy_view + + + + + + LMB_CE + + out + + + std_logic + dummy_view + + + + + + LMB_BE + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + + + C_LMB_NUM_SLAVES + LMB Number of Slaves + 3 + + + C_LMB_DWIDTH + C Lmb Dwidth + 32 + + + C_LMB_AWIDTH + C Lmb Awidth + 32 + + + C_EXT_RESET_HIGH + C Ext Reset High + 1 + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_4873554b + 0 + 1 + + + The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM + + + C_LMB_DWIDTH + C Lmb Dwidth + 32 + + + + true + + + + + + C_LMB_AWIDTH + C Lmb Awidth + 32 + + + + true + + + + + + C_EXT_RESET_HIGH + C Ext Reset High + 1 + + + + true + + + + + + C_LMB_NUM_SLAVES + LMB Number of Slaves + 3 + + + + true + + + + + + Component_Name + bd_9d69_dlmb_0 + + + + + Local Memory Bus (LMB) 1.0 + 9 + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_4/bd_9d69_dlmb_cntlr_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_4/bd_9d69_dlmb_cntlr_0.xci new file mode 100644 index 0000000..fb5397e --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_4/bd_9d69_dlmb_cntlr_0.xci @@ -0,0 +1,152 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9d69_dlmb_cntlr_0 + + + NONE + 65536 + 32 + + + 100000000 + 0.000 + + 100000000 + 0.000 + 1 + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 0x0000000000000000 + 32 + 0 + 0 + 0 + 0 + 1 + 0 + virtexuplus + 0 + 0x000000000000FFFF + 0 + 32 + 32 + 0x00000000C0010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 32 + 32 + 0 + 2 + 0x0000000000000000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0x000000000000FFFF + 0 + 32 + 32 + 0x00000000C0010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 100000000 + 32 + 32 + AXI4LITE + 0 + 2 + bd_9d69_dlmb_cntlr_0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 15 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_4/bd_9d69_dlmb_cntlr_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_4/bd_9d69_dlmb_cntlr_0.xml new file mode 100644 index 0000000..24fa55f --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_4/bd_9d69_dlmb_cntlr_0.xml @@ -0,0 +1,3874 @@ + + + xilinx.com + customized_ip + bd_9d69_dlmb_cntlr_0 + 1.0 + + + INTERRUPT.INTERRUPT + Interrupt + Interrupt output + + + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + SUGGESTED_PRIORITY + HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + SLMB + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + SLMB1 + SLMB1 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB1_ABus + + + + + ADDRSTROBE + + + LMB1_AddrStrobe + + + + + BE + + + LMB1_BE + + + + + CE + + + Sl1_CE + + + + + READDBUS + + + Sl1_DBus + + + + + READSTROBE + + + LMB1_ReadStrobe + + + + + READY + + + Sl1_Ready + + + + + UE + + + Sl1_UE + + + + + WAIT + + + Sl1_Wait + + + + + WRITEDBUS + + + LMB1_WriteDBus + + + + + WRITESTROBE + + + LMB1_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB2 + SLMB2 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB2_ABus + + + + + ADDRSTROBE + + + LMB2_AddrStrobe + + + + + BE + + + LMB2_BE + + + + + CE + + + Sl2_CE + + + + + READDBUS + + + Sl2_DBus + + + + + READSTROBE + + + LMB2_ReadStrobe + + + + + READY + + + Sl2_Ready + + + + + UE + + + Sl2_UE + + + + + WAIT + + + Sl2_Wait + + + + + WRITEDBUS + + + LMB2_WriteDBus + + + + + WRITESTROBE + + + LMB2_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB3 + SLMB3 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB3_ABus + + + + + ADDRSTROBE + + + LMB3_AddrStrobe + + + + + BE + + + LMB3_BE + + + + + CE + + + Sl3_CE + + + + + READDBUS + + + Sl3_DBus + + + + + READSTROBE + + + LMB3_ReadStrobe + + + + + READY + + + Sl3_Ready + + + + + UE + + + Sl3_UE + + + + + WAIT + + + Sl3_Wait + + + + + WRITEDBUS + + + LMB3_WriteDBus + + + + + WRITESTROBE + + + LMB3_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + BRAM_PORT + BRAM_PORT + Data Processor Local Bus + + + + + + + ADDR + + + BRAM_Addr_A + + + + + CLK + + + BRAM_Clk_A + + + + + DIN + + + BRAM_Dout_A + + + + + DOUT + + + BRAM_Din_A + + + + + EN + + + BRAM_EN_A + + + + + RST + + + BRAM_Rst_A + + + + + WE + + + BRAM_WEN_A + + + + + + MEM_SIZE + 65536 + + + MASTER_TYPE + BRAM_CTRL + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + S_AXI_CTRL + S_AXI_CTRL + Slave AXI4Lite Control + + + + + + + + + ARADDR + + + S_AXI_CTRL_ARADDR + + + + + ARREADY + + + S_AXI_CTRL_ARREADY + + + + + ARVALID + + + S_AXI_CTRL_ARVALID + + + + + AWADDR + + + S_AXI_CTRL_AWADDR + + + + + AWREADY + + + S_AXI_CTRL_AWREADY + + + + + AWVALID + + + S_AXI_CTRL_AWVALID + + + + + BREADY + + + S_AXI_CTRL_BREADY + + + + + BRESP + + + S_AXI_CTRL_BRESP + + + + + BVALID + + + S_AXI_CTRL_BVALID + + + + + RDATA + + + S_AXI_CTRL_RDATA + + + + + RREADY + + + S_AXI_CTRL_RREADY + + + + + RRESP + + + S_AXI_CTRL_RRESP + + + + + RVALID + + + S_AXI_CTRL_RVALID + + + + + WDATA + + + S_AXI_CTRL_WDATA + + + + + WREADY + + + S_AXI_CTRL_WREADY + + + + + WSTRB + + + S_AXI_CTRL_WSTRB + + + + + WVALID + + + S_AXI_CTRL_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + SLMB:SLMB1:SLMB2:SLMB3 + + + ASSOCIATED_RESET + LMB_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.LMB_Rst + Reset + Reset + + + + + + + RST + + + LMB_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + CLK.S_AXI_CTRL_ACLK + S_AXI_CTRL_ACLK + Slave AXI4Lite Control Clock Input + + + + + + + CLK + + + S_AXI_CTRL_ACLK + + + + + + ASSOCIATED_BUSIF + S_AXI_CTRL + + + ASSOCIATED_RESET + S_AXI_CTRL_ARESETN + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.S_AXI_CTRL_ARESETN + S_AXI_CTRL_ARESETN + Slave AXI4Lite Control Reset Input + + + + + + + RST + + + S_AXI_CTRL_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + + + + + SLMB + SLMB memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB1 + SLMB1 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB2 + SLMB2 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB3 + SLMB3 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + S_AXI_CTRL + S_AXI_CTRL memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + ECC Status + ECC Status Register + ECC Status Register + 0x0 + 2 + true + read-write + + 0x0 + + + UE Status + UE Status + Indicates if an uncorrectable error has occurred: + 0 - No uncorrectable error occurred. + 1 - Uncorrectable error occurred, cleared when 1 is written. + + 0 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + CE Status + CE Status + Indicates if a correctable error has occurred: + 0 - No correctable error occurred. + 1 - Correctable error occurred, cleared when 1 is written. + + 1 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + ECC EN IRQ + ECC Interrupt Enable Register + ECC Interrupt Enable Register + 0x4 + 2 + true + read-write + + 0x0 + + + UE EN IRQ + UE Enable Interrupt + Determines effect of ECC Status Register UE bit: + 0 - UE bit is not propagated to interrupt signal. + 1 - UE bit is propagated to interrupt signal. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + CE EN IRQ + CE Enable Interrupt + Determines effect of ECC Status Register CE bit: + 0 - CE bit is not propagated to interrupt signal. + 1 - CE bit is propagated to interrupt signal. + + 1 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + ECC ONOFF + ECC On/Off Register + ECC On/Off Register + 0x8 + 1 + true + read-write + + 1 + + + ON OFF + On/Off + Determines if ECC checking is enabled: + 0 - ECC checking is disabled. + 1 - ECC checking is enabled. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE CNT + Correctable Error Counter Register + Correctable Error Counter Register + 0xC + 1 + true + read-write + + 0 + + + CE CNT + Correctable Error Count + Holds number of correctable errors encountered. + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE FFD + Correctable Error First Failing Data Register + Correctable Error First Failing Data Register + 0x100 + 32 + true + read-only + + 0 + + + CE FFD + Correctable Error First Failing Data + Data of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFE + Correctable Error First Failing ECC Register + Correctable Error First Failing ECC Register + 0x180 + 7 + true + read-only + + 0 + + + CE FFE + Correctable Error First Failing ECC + ECC of the first occurrence of a correctable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFA + Correctable Error First Failing Address Register + Correctable Error First Failing Address Register + 0x1C0 + 32 + true + read-only + + 0 + + + CE FFA + Correctable Error First Failing Address + Address of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFD + Uncorrectable Error First Failing Data Register + Uncorrectable Error First Failing Data Register + 0x200 + 32 + true + read-only + + 0 + + + UE FFD + Uncorrectable Error First Failing Data + Data of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFE + Uncorrectable Error First Failing ECC Register + Uncorrectable Error First Failing ECC Register + 0x280 + 7 + true + read-only + + 0 + + + UE FFE + Uncorrectable Error First Failing ECC + ECC of the first occurrence of an uncorrectable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFA + Uncorrectable Error First Failing Address Register + Uncorrectable Error First Failing Address Register + 0x2C0 + 32 + true + read-only + + 0 + + + UE FFA + Uncorrectable Error First Failing Address + Address of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + FI D + Fault Inject Data Register + Fault Inject Data Register + 0x300 + 32 + true + write-only + + 0 + + + FI D + Fault Inject Data + Bits set to 1 toggle the bits of next data word written. + 0 + 32 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + FI ECC + Fault Inject ECC Register + Fault Inject ECC Register + 0x380 + 7 + true + write-only + + 0 + + + FI ECC + Fault Inject ECC + Bits set to 1 toggle the bits of next ECC written. + 0 + 7 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_Rst + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + LMB1_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl1_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl1_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB2_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl2_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl2_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB3_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl3_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl3_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + BRAM_Rst_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Clk_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Addr_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_EN_A + + out + + + std_logic + dummy_view + + + + + + BRAM_WEN_A + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Dout_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Din_A + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + S_AXI_CTRL_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WSTRB + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_HIGHADDR + LMB BRAM High Address + 0x000000000000FFFF + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000000000 + + + C_NUM_LMB + Number of LMB Ports + 1 + + + C_MASK + SLMB Address Decode Mask + 0x00000000C0010000 + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_ECC + Error Correction Code + 0 + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_BRAM_AWIDTH + BRAM Address Bus Width + 32 + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + false + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + false + + + + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_449ac0d2 + 0 + 1 + 2 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_8d6e70ff + 0 + 2 + + + Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000000000 + + + + true + + + + + + C_HIGHADDR + LMB BRAM High Address + 0x000000000000FFFF + + + + true + + + + + + C_MASK + SLMB Address Decode Mask + 0x00000000C0010000 + + + + true + + + + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_NUM_LMB + Number of LMB Ports + 1 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + + true + + + + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + + true + + + + + + C_ECC + Error Correction Code + 0 + + + + true + + + + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_S_AXI_CTRL_ACLK_FREQ_HZ + S_AXI_CTRL Clock Frequency + 100000000 + + + + false + + + + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_PROTOCOL + S_AXI_CTRL Protocol + AXI4LITE + + + + false + + + + + + Component_Name + bd_9d69_dlmb_cntlr_0 + + + + + LMB BRAM Controller + 15 + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_5/bd_9d69_ilmb_cntlr_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_5/bd_9d69_ilmb_cntlr_0.xci new file mode 100644 index 0000000..28a22df --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_5/bd_9d69_ilmb_cntlr_0.xci @@ -0,0 +1,152 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9d69_ilmb_cntlr_0 + + + NONE + 65536 + 32 + + + 100000000 + 0.000 + + 100000000 + 0.000 + 1 + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 0x0000000000000000 + 32 + 0 + 0 + 0 + 0 + 1 + 0 + virtexuplus + 0 + 0x000000000000FFFF + 0 + 32 + 32 + 0x0000000080010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 32 + 32 + 0 + 2 + 0x0000000000000000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0x000000000000FFFF + 0 + 32 + 32 + 0x0000000080010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 100000000 + 32 + 32 + AXI4LITE + 0 + 2 + bd_9d69_ilmb_cntlr_0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 15 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_5/bd_9d69_ilmb_cntlr_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_5/bd_9d69_ilmb_cntlr_0.xml new file mode 100644 index 0000000..9cb924d --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_5/bd_9d69_ilmb_cntlr_0.xml @@ -0,0 +1,3874 @@ + + + xilinx.com + customized_ip + bd_9d69_ilmb_cntlr_0 + 1.0 + + + INTERRUPT.INTERRUPT + Interrupt + Interrupt output + + + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + SUGGESTED_PRIORITY + HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + SLMB + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + SLMB1 + SLMB1 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB1_ABus + + + + + ADDRSTROBE + + + LMB1_AddrStrobe + + + + + BE + + + LMB1_BE + + + + + CE + + + Sl1_CE + + + + + READDBUS + + + Sl1_DBus + + + + + READSTROBE + + + LMB1_ReadStrobe + + + + + READY + + + Sl1_Ready + + + + + UE + + + Sl1_UE + + + + + WAIT + + + Sl1_Wait + + + + + WRITEDBUS + + + LMB1_WriteDBus + + + + + WRITESTROBE + + + LMB1_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB2 + SLMB2 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB2_ABus + + + + + ADDRSTROBE + + + LMB2_AddrStrobe + + + + + BE + + + LMB2_BE + + + + + CE + + + Sl2_CE + + + + + READDBUS + + + Sl2_DBus + + + + + READSTROBE + + + LMB2_ReadStrobe + + + + + READY + + + Sl2_Ready + + + + + UE + + + Sl2_UE + + + + + WAIT + + + Sl2_Wait + + + + + WRITEDBUS + + + LMB2_WriteDBus + + + + + WRITESTROBE + + + LMB2_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB3 + SLMB3 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB3_ABus + + + + + ADDRSTROBE + + + LMB3_AddrStrobe + + + + + BE + + + LMB3_BE + + + + + CE + + + Sl3_CE + + + + + READDBUS + + + Sl3_DBus + + + + + READSTROBE + + + LMB3_ReadStrobe + + + + + READY + + + Sl3_Ready + + + + + UE + + + Sl3_UE + + + + + WAIT + + + Sl3_Wait + + + + + WRITEDBUS + + + LMB3_WriteDBus + + + + + WRITESTROBE + + + LMB3_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + BRAM_PORT + BRAM_PORT + Data Processor Local Bus + + + + + + + ADDR + + + BRAM_Addr_A + + + + + CLK + + + BRAM_Clk_A + + + + + DIN + + + BRAM_Dout_A + + + + + DOUT + + + BRAM_Din_A + + + + + EN + + + BRAM_EN_A + + + + + RST + + + BRAM_Rst_A + + + + + WE + + + BRAM_WEN_A + + + + + + MEM_SIZE + 65536 + + + MASTER_TYPE + BRAM_CTRL + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + S_AXI_CTRL + S_AXI_CTRL + Slave AXI4Lite Control + + + + + + + + + ARADDR + + + S_AXI_CTRL_ARADDR + + + + + ARREADY + + + S_AXI_CTRL_ARREADY + + + + + ARVALID + + + S_AXI_CTRL_ARVALID + + + + + AWADDR + + + S_AXI_CTRL_AWADDR + + + + + AWREADY + + + S_AXI_CTRL_AWREADY + + + + + AWVALID + + + S_AXI_CTRL_AWVALID + + + + + BREADY + + + S_AXI_CTRL_BREADY + + + + + BRESP + + + S_AXI_CTRL_BRESP + + + + + BVALID + + + S_AXI_CTRL_BVALID + + + + + RDATA + + + S_AXI_CTRL_RDATA + + + + + RREADY + + + S_AXI_CTRL_RREADY + + + + + RRESP + + + S_AXI_CTRL_RRESP + + + + + RVALID + + + S_AXI_CTRL_RVALID + + + + + WDATA + + + S_AXI_CTRL_WDATA + + + + + WREADY + + + S_AXI_CTRL_WREADY + + + + + WSTRB + + + S_AXI_CTRL_WSTRB + + + + + WVALID + + + S_AXI_CTRL_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + SLMB:SLMB1:SLMB2:SLMB3 + + + ASSOCIATED_RESET + LMB_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.LMB_Rst + Reset + Reset + + + + + + + RST + + + LMB_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + CLK.S_AXI_CTRL_ACLK + S_AXI_CTRL_ACLK + Slave AXI4Lite Control Clock Input + + + + + + + CLK + + + S_AXI_CTRL_ACLK + + + + + + ASSOCIATED_BUSIF + S_AXI_CTRL + + + ASSOCIATED_RESET + S_AXI_CTRL_ARESETN + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.S_AXI_CTRL_ARESETN + S_AXI_CTRL_ARESETN + Slave AXI4Lite Control Reset Input + + + + + + + RST + + + S_AXI_CTRL_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + + + + + SLMB + SLMB memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB1 + SLMB1 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB2 + SLMB2 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB3 + SLMB3 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + S_AXI_CTRL + S_AXI_CTRL memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + ECC Status + ECC Status Register + ECC Status Register + 0x0 + 2 + true + read-write + + 0x0 + + + UE Status + UE Status + Indicates if an uncorrectable error has occurred: + 0 - No uncorrectable error occurred. + 1 - Uncorrectable error occurred, cleared when 1 is written. + + 0 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + CE Status + CE Status + Indicates if a correctable error has occurred: + 0 - No correctable error occurred. + 1 - Correctable error occurred, cleared when 1 is written. + + 1 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + ECC EN IRQ + ECC Interrupt Enable Register + ECC Interrupt Enable Register + 0x4 + 2 + true + read-write + + 0x0 + + + UE EN IRQ + UE Enable Interrupt + Determines effect of ECC Status Register UE bit: + 0 - UE bit is not propagated to interrupt signal. + 1 - UE bit is propagated to interrupt signal. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + CE EN IRQ + CE Enable Interrupt + Determines effect of ECC Status Register CE bit: + 0 - CE bit is not propagated to interrupt signal. + 1 - CE bit is propagated to interrupt signal. + + 1 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + ECC ONOFF + ECC On/Off Register + ECC On/Off Register + 0x8 + 1 + true + read-write + + 1 + + + ON OFF + On/Off + Determines if ECC checking is enabled: + 0 - ECC checking is disabled. + 1 - ECC checking is enabled. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE CNT + Correctable Error Counter Register + Correctable Error Counter Register + 0xC + 1 + true + read-write + + 0 + + + CE CNT + Correctable Error Count + Holds number of correctable errors encountered. + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE FFD + Correctable Error First Failing Data Register + Correctable Error First Failing Data Register + 0x100 + 32 + true + read-only + + 0 + + + CE FFD + Correctable Error First Failing Data + Data of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFE + Correctable Error First Failing ECC Register + Correctable Error First Failing ECC Register + 0x180 + 7 + true + read-only + + 0 + + + CE FFE + Correctable Error First Failing ECC + ECC of the first occurrence of a correctable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFA + Correctable Error First Failing Address Register + Correctable Error First Failing Address Register + 0x1C0 + 32 + true + read-only + + 0 + + + CE FFA + Correctable Error First Failing Address + Address of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFD + Uncorrectable Error First Failing Data Register + Uncorrectable Error First Failing Data Register + 0x200 + 32 + true + read-only + + 0 + + + UE FFD + Uncorrectable Error First Failing Data + Data of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFE + Uncorrectable Error First Failing ECC Register + Uncorrectable Error First Failing ECC Register + 0x280 + 7 + true + read-only + + 0 + + + UE FFE + Uncorrectable Error First Failing ECC + ECC of the first occurrence of an uncorrectable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFA + Uncorrectable Error First Failing Address Register + Uncorrectable Error First Failing Address Register + 0x2C0 + 32 + true + read-only + + 0 + + + UE FFA + Uncorrectable Error First Failing Address + Address of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + FI D + Fault Inject Data Register + Fault Inject Data Register + 0x300 + 32 + true + write-only + + 0 + + + FI D + Fault Inject Data + Bits set to 1 toggle the bits of next data word written. + 0 + 32 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + FI ECC + Fault Inject ECC Register + Fault Inject ECC Register + 0x380 + 7 + true + write-only + + 0 + + + FI ECC + Fault Inject ECC + Bits set to 1 toggle the bits of next ECC written. + 0 + 7 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_Rst + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + LMB1_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl1_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl1_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB2_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl2_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl2_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB3_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl3_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl3_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + BRAM_Rst_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Clk_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Addr_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_EN_A + + out + + + std_logic + dummy_view + + + + + + BRAM_WEN_A + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Dout_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Din_A + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + S_AXI_CTRL_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WSTRB + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_HIGHADDR + LMB BRAM High Address + 0x000000000000FFFF + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000000000 + + + C_NUM_LMB + Number of LMB Ports + 1 + + + C_MASK + SLMB Address Decode Mask + 0x0000000080010000 + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_ECC + Error Correction Code + 0 + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_BRAM_AWIDTH + BRAM Address Bus Width + 32 + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + false + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + false + + + + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_449ac0d2 + 0 + 1 + 2 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_8d6e70ff + 0 + 2 + + + Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000000000 + + + + true + + + + + + C_HIGHADDR + LMB BRAM High Address + 0x000000000000FFFF + + + + true + + + + + + C_MASK + SLMB Address Decode Mask + 0x0000000080010000 + + + + true + + + + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_NUM_LMB + Number of LMB Ports + 1 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + + true + + + + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + + true + + + + + + C_ECC + Error Correction Code + 0 + + + + true + + + + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_S_AXI_CTRL_ACLK_FREQ_HZ + S_AXI_CTRL Clock Frequency + 100000000 + + + + false + + + + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_PROTOCOL + S_AXI_CTRL Protocol + AXI4LITE + + + + false + + + + + + Component_Name + bd_9d69_ilmb_cntlr_0 + + + + + LMB BRAM Controller + 15 + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_6/bd_9d69_lmb_bram_I_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_6/bd_9d69_lmb_bram_I_0.xci new file mode 100644 index 0000000..844f27d --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_6/bd_9d69_lmb_bram_I_0.xci @@ -0,0 +1,275 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9d69_lmb_bram_I_0 + + + 4096 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + BRAM_CTRL + NONE + 65536 + 32 + READ_WRITE + BRAM_CTRL + NONE + 65536 + 32 + READ_WRITE + + 100000000 + 0.000 + 32 + 32 + 1 + 4 + 0 + 1 + 8 + 0 + 0 + 16 + NONE + 0 + 0 + 0 + ./ + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + Estimated Power for IP : 19.660986 mW + virtexuplus + 0 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 0 + 0 + bd_9d69_lmb_bram_I_0.mem + no_coe_file_loaded + 0 + 0 + 2 + 0 + 1 + 16384 + 16384 + 32 + 32 + 0 + 0 + CE + CE + ALL + 1 + 1 + 1 + 0 + 0 + 0 + 0 + 4 + 4 + 16384 + 16384 + WRITE_FIRST + WRITE_FIRST + 32 + 32 + virtexuplus + 4 + Memory_Slave + AXI4_Full + false + Minimum_Area + false + 8 + NONE + no_coe_file_loaded + ALL + bd_9d69_lmb_bram_I_0 + false + false + false + false + false + true + false + false + true + Use_ENA_Pin + Use_ENB_Pin + Single_Bit_Error_Injection + false + Native + false + bd_9d69_lmb_bram_I_0.mem + True_Dual_Port_RAM + WRITE_FIRST + WRITE_FIRST + 0 + 0 + BRAM + 0 + 100 + 100 + 50 + 100 + 100 + 50 + 8kx2 + false + false + 32 + 32 + false + false + false + false + 0 + false + false + CE + CE + SYNC + false + true + false + false + false + true + true + 16384 + 32 + 32 + No_ECC + false + false + false + BRAM_Controller + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 1 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_6/bd_9d69_lmb_bram_I_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_6/bd_9d69_lmb_bram_I_0.xml new file mode 100644 index 0000000..7d7be46 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_6/bd_9d69_lmb_bram_I_0.xml @@ -0,0 +1,4056 @@ + + + xilinx.com + customized_ip + bd_9d69_lmb_bram_I_0 + 1.0 + + + CLK.ACLK + ACLK + AXI4 Interconnect Clock Input + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI + + + ASSOCIATED_RESET + s_aresetn + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.ARESETN + ARESETN + AXI4 Interconnect Reset Input + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + AXI_SLAVE_S_AXI + AXI_SLAVE + AXI_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + AXILite_SLAVE_S_AXI + AXILite_SLAVE + AXILite_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + BRAM_PORTA + BRAM_PORTA + BRAM_PORTA + + + + + + + ADDR + + + addra + + + + + CLK + + + clka + + + + + DIN + + + dina + + + + + DOUT + + + douta + + + + + EN + + + ena + + + + + RST + + + rsta + + + + + WE + + + wea + + + + + + MEM_SIZE + 65536 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + BRAM_CTRL + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + BRAM_PORTB + BRAM_PORTB + BRAM_PORTB + + + + + + + ADDR + + + addrb + + + + + CLK + + + clkb + + + + + DIN + + + dinb + + + + + DOUT + + + doutb + + + + + EN + + + enb + + + + + RST + + + rstb + + + + + WE + + + web + + + + + + MEM_SIZE + 65536 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + BRAM_CTRL + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + + + S_1 + + Mem0 + 0 + 4096 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + + + + clka + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rsta + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ena + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regcea + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + wea + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addra + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dina + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + douta + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + clkb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rstb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + enb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regceb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + web + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addrb + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dinb + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + doutb + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + eccpipece + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rdaddrecc + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + sleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + deepsleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + shutdown + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rsta_busy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + rstb_busy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + s_aclk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_wdata + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wstrb + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rdata + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rdaddrecc + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_XDEVICEFAMILY + virtexuplus + + + C_ELABORATION_DIR + ./ + + + C_INTERFACE_TYPE + 0 + + + C_AXI_TYPE + 1 + + + C_AXI_SLAVE_TYPE + 0 + + + C_USE_BRAM_BLOCK + 1 + + + C_ENABLE_32BIT_ADDRESS + 1 + + + C_CTRL_ECC_ALGO + NONE + + + C_HAS_AXI_ID + 0 + + + C_AXI_ID_WIDTH + 4 + + + C_MEM_TYPE + 2 + + + C_BYTE_SIZE + 8 + + + C_ALGORITHM + 1 + + + C_PRIM_TYPE + 1 + + + C_LOAD_INIT_FILE + 0 + + + C_INIT_FILE_NAME + no_coe_file_loaded + + + C_INIT_FILE + bd_9d69_lmb_bram_I_0.mem + + + C_USE_DEFAULT_DATA + 0 + + + C_DEFAULT_DATA + 0 + + + C_HAS_RSTA + 1 + + + C_RST_PRIORITY_A + CE + + + C_RSTRAM_A + 0 + + + C_INITA_VAL + 0 + + + C_HAS_ENA + 1 + + + C_HAS_REGCEA + 0 + + + C_USE_BYTE_WEA + 1 + + + C_WEA_WIDTH + 4 + + + C_WRITE_MODE_A + WRITE_FIRST + + + C_WRITE_WIDTH_A + 32 + + + C_READ_WIDTH_A + 32 + + + C_WRITE_DEPTH_A + 16384 + + + C_READ_DEPTH_A + 16384 + + + C_ADDRA_WIDTH + 32 + + + C_HAS_RSTB + 1 + + + C_RST_PRIORITY_B + CE + + + C_RSTRAM_B + 0 + + + C_INITB_VAL + 0 + + + C_HAS_ENB + 1 + + + C_HAS_REGCEB + 0 + + + C_USE_BYTE_WEB + 1 + + + C_WEB_WIDTH + 4 + + + C_WRITE_MODE_B + WRITE_FIRST + + + C_WRITE_WIDTH_B + 32 + + + C_READ_WIDTH_B + 32 + + + C_WRITE_DEPTH_B + 16384 + + + C_READ_DEPTH_B + 16384 + + + C_ADDRB_WIDTH + 32 + + + C_HAS_MEM_OUTPUT_REGS_A + 0 + + + C_HAS_MEM_OUTPUT_REGS_B + 0 + + + C_HAS_MUX_OUTPUT_REGS_A + 0 + + + C_HAS_MUX_OUTPUT_REGS_B + 0 + + + C_MUX_PIPELINE_STAGES + 0 + + + C_HAS_SOFTECC_INPUT_REGS_A + 0 + + + C_HAS_SOFTECC_OUTPUT_REGS_B + 0 + + + C_USE_SOFTECC + 0 + + + C_USE_ECC + 0 + + + C_EN_ECC_PIPE + 0 + + + C_HAS_INJECTERR + 0 + + + C_SIM_COLLISION_CHECK + ALL + + + C_COMMON_CLK + 0 + + + C_DISABLE_WARN_BHV_COLL + 0 + + + C_EN_SLEEP_PIN + 0 + + + C_USE_URAM + 0 + + + C_EN_RDADDRA_CHG + 0 + + + C_EN_RDADDRB_CHG + 0 + + + C_EN_DEEPSLEEP_PIN + 0 + + + C_EN_SHUTDOWN_PIN + 0 + + + C_EN_SAFETY_CKT + 1 + + + C_DISABLE_WARN_BHV_RANGE + 0 + + + C_COUNT_36K_BRAM + 16 + + + C_COUNT_18K_BRAM + 0 + + + C_EST_POWER_SUMMARY + Estimated Power for IP : 19.660986 mW + + + + + + choice_list_0132492a + 32 + 64 + 128 + + + choice_list_302d3091 + 16kx1 + 8kx2 + 4kx4 + 2kx9 + 1kx18 + 512x36 + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_6fc15197 + 32 + + + choice_list_89a27b2f + 8 + 9 + + + choice_list_c8df20f0 + NONE + ECCH32-7 + ECCH64-8 + ECCHSIAO32-7 + ECCHSIAO64-8 + ECCHSIAO128-9 + + + choice_list_e9412e2c + BRAM + URAM + + + choice_list_f9a6a28b + Native + + + choice_pairs_1f270a52 + BRAM_Controller + Stand_Alone + + + choice_pairs_246d8066 + WRITE_FIRST + READ_FIRST + + + choice_pairs_2adcaf32 + SYNC + ASYNC + + + choice_pairs_2d73cdeb + Always_Enabled + Use_ENB_Pin + + + choice_pairs_3949ecbf + Always_Enabled + Use_ENA_Pin + + + choice_pairs_3e9ce7ae + Minimum_Area + Low_Power + Fixed_Primitives + + + choice_pairs_44b9b2d1 + ALL + NONE + WARNING_ONLY + GENERATE_X_ONLY + + + choice_pairs_63de7f78 + CE + SR + + + choice_pairs_716d2fba + Single_Bit_Error_Injection + Double_Bit_Error_Injection + Single_and_Double_Bit_Error_Injection + + + choice_pairs_a6697bba + Single_Port_RAM + True_Dual_Port_RAM + Single_Port_ROM + Dual_Port_ROM + + + choice_pairs_b91edaa2 + Memory_Slave + Peripheral_Slave + + + choice_pairs_c1013cbe + No_ECC + Soft_ECC + BuiltIn_ECC + + + choice_pairs_e4c322cb + AXI4_Full + AXI4_Lite + + + The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement. It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write port widths, as well as cores which can perform simultaneous write operations to separate locations, and simultaneous read operations from the same location. For more information on differences in interface and feature support between this core and the Dual Port Block Memory and Single Port Block Memory LogiCOREs, please consult the data sheet. + + + Component_Name + bd_9d69_lmb_bram_I_0 + + + + true + + + + + + Interface_Type + Native + + + + true + + + + + + AXI_Type + AXI4_Full + + + + true + + + + + + AXI_Slave_Type + Memory_Slave + + + + true + + + + + + Use_AXI_ID + false + + + + false + + + + + + AXI_ID_Width + 4 + + + + false + + + + + + Memory_Type + True_Dual_Port_RAM + + + + true + + + + + + PRIM_type_to_Implement + BRAM + + + + true + + + + + + Enable_32bit_Address + true + + + + true + + + + + + ecctype + No_ECC + + + + false + + + + + + ECC + false + + + + false + + + + + + softecc + false + + + + false + + + + + + EN_SLEEP_PIN + false + + + + true + + + + + + EN_DEEPSLEEP_PIN + false + + + + false + + + + + + EN_SHUTDOWN_PIN + false + + + + false + + + + + + EN_ECC_PIPE + false + + + + false + + + + + + RD_ADDR_CHNG_A + false + + + + false + + + + + + RD_ADDR_CHNG_B + false + + + + false + + + + + + Use_Error_Injection_Pins + false + + + + false + + + + + + Error_Injection_Type + Single_Bit_Error_Injection + + + + false + + + + + + Use_Byte_Write_Enable + true + + + + false + + + + + + Byte_Size + 8 + + + + false + + + + + + Algorithm + Minimum_Area + + + + false + + + + + + Primitive + 8kx2 + + + + false + + + + + + Assume_Synchronous_Clk + false + + + + true + + + + + + Write_Width_A + 32 + + + + true + + + + + + Write_Depth_A + 16384 + + + + true + + + + + + Read_Width_A + 32 + + + + true + + + + + + Operating_Mode_A + WRITE_FIRST + + + + true + + + + + + Enable_A + Use_ENA_Pin + + + + false + + + + + + Write_Width_B + 32 + + + + true + + + + + + Read_Width_B + 32 + + + + true + + + + + + Operating_Mode_B + WRITE_FIRST + + + + true + + + + + + Enable_B + Use_ENB_Pin + + + + true + + + + + + Register_PortA_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortA_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEA_Pin + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortB_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEB_Pin + false + + + + false + + + + + + register_porta_input_of_softecc + false + + + + false + + + + + + register_portb_output_of_softecc + false + + + + false + + + + + + Pipeline_Stages + 0 + + + + false + + + + + + Load_Init_File + false + + + + false + + + + + + Coe_File + no_coe_file_loaded + + + + false + + + + + + Fill_Remaining_Memory_Locations + false + + + + false + + + + + + Remaining_Memory_Locations + 0 + + + + false + + + + + + Use_RSTA_Pin + true + + + + true + + + + + + Reset_Memory_Latch_A + false + + + + false + + + + + + Reset_Priority_A + CE + + + + false + + + + + + Output_Reset_Value_A + 0 + + + + true + + + + + + Use_RSTB_Pin + true + + + + true + + + + + + Reset_Memory_Latch_B + false + + + + false + + + + + + Reset_Priority_B + CE + + + + true + + + + + + Output_Reset_Value_B + 0 + + + + true + + + + + + Reset_Type + SYNC + + + + false + + + + + + Additional_Inputs_for_Power_Estimation + false + + + + true + + + + + + Port_A_Clock + 100 + + + + true + + + + + + Port_A_Write_Rate + 50 + + + + true + + + + + + Port_B_Clock + 100 + + + + true + + + + + + Port_B_Write_Rate + 50 + + + + true + + + + + + Port_A_Enable_Rate + 100 + + + + true + + + + + + Port_B_Enable_Rate + 100 + + + + true + + + + + + Collision_Warnings + ALL + + + + false + + + + + + Disable_Collision_Warnings + false + + + + false + + + + + + Disable_Out_of_Range_Warnings + false + + + + false + + + + + + use_bram_block + BRAM_Controller + + + + true + + + + + + MEM_FILE + bd_9d69_lmb_bram_I_0.mem + + + + true + + + + + + CTRL_ECC_ALGO + NONE + + + + true + + + + + + EN_SAFETY_CKT + true + + + + true + + + + + + + + Block Memory Generator + + XPM_MEMORY + + 1 + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_7/bd_9d69_second_dlmb_cntlr_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_7/bd_9d69_second_dlmb_cntlr_0.xci new file mode 100644 index 0000000..c271cb4 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_7/bd_9d69_second_dlmb_cntlr_0.xci @@ -0,0 +1,152 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9d69_second_dlmb_cntlr_0 + + + NONE + 32768 + 32 + + + 100000000 + 0.000 + + 100000000 + 0.000 + 1 + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 0x0000000000010000 + 32 + 0 + 0 + 0 + 0 + 1 + 0 + virtexuplus + 0 + 0x0000000000017FFF + 0 + 32 + 32 + 0x00000000C0010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 32 + 32 + 0 + 2 + 0x0000000000010000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0x0000000000017FFF + 0 + 32 + 32 + 0x00000000C0010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 100000000 + 32 + 32 + AXI4LITE + 0 + 2 + bd_9d69_second_dlmb_cntlr_0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 15 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_7/bd_9d69_second_dlmb_cntlr_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_7/bd_9d69_second_dlmb_cntlr_0.xml new file mode 100644 index 0000000..914845c --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_7/bd_9d69_second_dlmb_cntlr_0.xml @@ -0,0 +1,3874 @@ + + + xilinx.com + customized_ip + bd_9d69_second_dlmb_cntlr_0 + 1.0 + + + INTERRUPT.INTERRUPT + Interrupt + Interrupt output + + + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + SUGGESTED_PRIORITY + HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + SLMB + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + SLMB1 + SLMB1 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB1_ABus + + + + + ADDRSTROBE + + + LMB1_AddrStrobe + + + + + BE + + + LMB1_BE + + + + + CE + + + Sl1_CE + + + + + READDBUS + + + Sl1_DBus + + + + + READSTROBE + + + LMB1_ReadStrobe + + + + + READY + + + Sl1_Ready + + + + + UE + + + Sl1_UE + + + + + WAIT + + + Sl1_Wait + + + + + WRITEDBUS + + + LMB1_WriteDBus + + + + + WRITESTROBE + + + LMB1_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB2 + SLMB2 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB2_ABus + + + + + ADDRSTROBE + + + LMB2_AddrStrobe + + + + + BE + + + LMB2_BE + + + + + CE + + + Sl2_CE + + + + + READDBUS + + + Sl2_DBus + + + + + READSTROBE + + + LMB2_ReadStrobe + + + + + READY + + + Sl2_Ready + + + + + UE + + + Sl2_UE + + + + + WAIT + + + Sl2_Wait + + + + + WRITEDBUS + + + LMB2_WriteDBus + + + + + WRITESTROBE + + + LMB2_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB3 + SLMB3 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB3_ABus + + + + + ADDRSTROBE + + + LMB3_AddrStrobe + + + + + BE + + + LMB3_BE + + + + + CE + + + Sl3_CE + + + + + READDBUS + + + Sl3_DBus + + + + + READSTROBE + + + LMB3_ReadStrobe + + + + + READY + + + Sl3_Ready + + + + + UE + + + Sl3_UE + + + + + WAIT + + + Sl3_Wait + + + + + WRITEDBUS + + + LMB3_WriteDBus + + + + + WRITESTROBE + + + LMB3_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + BRAM_PORT + BRAM_PORT + Data Processor Local Bus + + + + + + + ADDR + + + BRAM_Addr_A + + + + + CLK + + + BRAM_Clk_A + + + + + DIN + + + BRAM_Dout_A + + + + + DOUT + + + BRAM_Din_A + + + + + EN + + + BRAM_EN_A + + + + + RST + + + BRAM_Rst_A + + + + + WE + + + BRAM_WEN_A + + + + + + MEM_SIZE + 32768 + + + MASTER_TYPE + BRAM_CTRL + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + S_AXI_CTRL + S_AXI_CTRL + Slave AXI4Lite Control + + + + + + + + + ARADDR + + + S_AXI_CTRL_ARADDR + + + + + ARREADY + + + S_AXI_CTRL_ARREADY + + + + + ARVALID + + + S_AXI_CTRL_ARVALID + + + + + AWADDR + + + S_AXI_CTRL_AWADDR + + + + + AWREADY + + + S_AXI_CTRL_AWREADY + + + + + AWVALID + + + S_AXI_CTRL_AWVALID + + + + + BREADY + + + S_AXI_CTRL_BREADY + + + + + BRESP + + + S_AXI_CTRL_BRESP + + + + + BVALID + + + S_AXI_CTRL_BVALID + + + + + RDATA + + + S_AXI_CTRL_RDATA + + + + + RREADY + + + S_AXI_CTRL_RREADY + + + + + RRESP + + + S_AXI_CTRL_RRESP + + + + + RVALID + + + S_AXI_CTRL_RVALID + + + + + WDATA + + + S_AXI_CTRL_WDATA + + + + + WREADY + + + S_AXI_CTRL_WREADY + + + + + WSTRB + + + S_AXI_CTRL_WSTRB + + + + + WVALID + + + S_AXI_CTRL_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + SLMB:SLMB1:SLMB2:SLMB3 + + + ASSOCIATED_RESET + LMB_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.LMB_Rst + Reset + Reset + + + + + + + RST + + + LMB_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + CLK.S_AXI_CTRL_ACLK + S_AXI_CTRL_ACLK + Slave AXI4Lite Control Clock Input + + + + + + + CLK + + + S_AXI_CTRL_ACLK + + + + + + ASSOCIATED_BUSIF + S_AXI_CTRL + + + ASSOCIATED_RESET + S_AXI_CTRL_ARESETN + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.S_AXI_CTRL_ARESETN + S_AXI_CTRL_ARESETN + Slave AXI4Lite Control Reset Input + + + + + + + RST + + + S_AXI_CTRL_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + + + + + SLMB + SLMB memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB1 + SLMB1 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB2 + SLMB2 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB3 + SLMB3 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + S_AXI_CTRL + S_AXI_CTRL memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + ECC Status + ECC Status Register + ECC Status Register + 0x0 + 2 + true + read-write + + 0x0 + + + UE Status + UE Status + Indicates if an uncorrectable error has occurred: + 0 - No uncorrectable error occurred. + 1 - Uncorrectable error occurred, cleared when 1 is written. + + 0 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + CE Status + CE Status + Indicates if a correctable error has occurred: + 0 - No correctable error occurred. + 1 - Correctable error occurred, cleared when 1 is written. + + 1 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + ECC EN IRQ + ECC Interrupt Enable Register + ECC Interrupt Enable Register + 0x4 + 2 + true + read-write + + 0x0 + + + UE EN IRQ + UE Enable Interrupt + Determines effect of ECC Status Register UE bit: + 0 - UE bit is not propagated to interrupt signal. + 1 - UE bit is propagated to interrupt signal. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + CE EN IRQ + CE Enable Interrupt + Determines effect of ECC Status Register CE bit: + 0 - CE bit is not propagated to interrupt signal. + 1 - CE bit is propagated to interrupt signal. + + 1 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + ECC ONOFF + ECC On/Off Register + ECC On/Off Register + 0x8 + 1 + true + read-write + + 1 + + + ON OFF + On/Off + Determines if ECC checking is enabled: + 0 - ECC checking is disabled. + 1 - ECC checking is enabled. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE CNT + Correctable Error Counter Register + Correctable Error Counter Register + 0xC + 1 + true + read-write + + 0 + + + CE CNT + Correctable Error Count + Holds number of correctable errors encountered. + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE FFD + Correctable Error First Failing Data Register + Correctable Error First Failing Data Register + 0x100 + 32 + true + read-only + + 0 + + + CE FFD + Correctable Error First Failing Data + Data of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFE + Correctable Error First Failing ECC Register + Correctable Error First Failing ECC Register + 0x180 + 7 + true + read-only + + 0 + + + CE FFE + Correctable Error First Failing ECC + ECC of the first occurrence of a correctable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFA + Correctable Error First Failing Address Register + Correctable Error First Failing Address Register + 0x1C0 + 32 + true + read-only + + 0 + + + CE FFA + Correctable Error First Failing Address + Address of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFD + Uncorrectable Error First Failing Data Register + Uncorrectable Error First Failing Data Register + 0x200 + 32 + true + read-only + + 0 + + + UE FFD + Uncorrectable Error First Failing Data + Data of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFE + Uncorrectable Error First Failing ECC Register + Uncorrectable Error First Failing ECC Register + 0x280 + 7 + true + read-only + + 0 + + + UE FFE + Uncorrectable Error First Failing ECC + ECC of the first occurrence of an uncorrectable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFA + Uncorrectable Error First Failing Address Register + Uncorrectable Error First Failing Address Register + 0x2C0 + 32 + true + read-only + + 0 + + + UE FFA + Uncorrectable Error First Failing Address + Address of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + FI D + Fault Inject Data Register + Fault Inject Data Register + 0x300 + 32 + true + write-only + + 0 + + + FI D + Fault Inject Data + Bits set to 1 toggle the bits of next data word written. + 0 + 32 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + FI ECC + Fault Inject ECC Register + Fault Inject ECC Register + 0x380 + 7 + true + write-only + + 0 + + + FI ECC + Fault Inject ECC + Bits set to 1 toggle the bits of next ECC written. + 0 + 7 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_Rst + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + LMB1_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl1_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl1_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB2_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl2_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl2_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB3_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl3_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl3_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + BRAM_Rst_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Clk_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Addr_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_EN_A + + out + + + std_logic + dummy_view + + + + + + BRAM_WEN_A + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Dout_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Din_A + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + S_AXI_CTRL_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WSTRB + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_HIGHADDR + LMB BRAM High Address + 0x0000000000017FFF + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000010000 + + + C_NUM_LMB + Number of LMB Ports + 1 + + + C_MASK + SLMB Address Decode Mask + 0x00000000C0010000 + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_ECC + Error Correction Code + 0 + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_BRAM_AWIDTH + BRAM Address Bus Width + 32 + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + false + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + false + + + + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_449ac0d2 + 0 + 1 + 2 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_8d6e70ff + 0 + 2 + + + Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000010000 + + + + true + + + + + + C_HIGHADDR + LMB BRAM High Address + 0x0000000000017FFF + + + + true + + + + + + C_MASK + SLMB Address Decode Mask + 0x00000000C0010000 + + + + true + + + + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_NUM_LMB + Number of LMB Ports + 1 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + + true + + + + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + + true + + + + + + C_ECC + Error Correction Code + 0 + + + + true + + + + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_S_AXI_CTRL_ACLK_FREQ_HZ + S_AXI_CTRL Clock Frequency + 100000000 + + + + false + + + + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_PROTOCOL + S_AXI_CTRL Protocol + AXI4LITE + + + + false + + + + + + Component_Name + bd_9d69_second_dlmb_cntlr_0 + + + + + LMB BRAM Controller + 15 + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_8/bd_9d69_second_ilmb_cntlr_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_8/bd_9d69_second_ilmb_cntlr_0.xci new file mode 100644 index 0000000..0f09db1 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_8/bd_9d69_second_ilmb_cntlr_0.xci @@ -0,0 +1,152 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9d69_second_ilmb_cntlr_0 + + + NONE + 32768 + 32 + + + 100000000 + 0.000 + + 100000000 + 0.000 + 1 + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 32 + READ_WRITE + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 0x0000000000010000 + 32 + 0 + 0 + 0 + 0 + 1 + 0 + virtexuplus + 0 + 0x0000000000017FFF + 0 + 32 + 32 + 0x0000000080010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 32 + 32 + 0 + 2 + 0x0000000000010000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0x0000000000017FFF + 0 + 32 + 32 + 0x0000000080010000 + 0x0000000000800000 + 0x0000000000800000 + 0x0000000000800000 + 1 + 100000000 + 32 + 32 + AXI4LITE + 0 + 2 + bd_9d69_second_ilmb_cntlr_0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 15 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_8/bd_9d69_second_ilmb_cntlr_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_8/bd_9d69_second_ilmb_cntlr_0.xml new file mode 100644 index 0000000..ed60d02 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_8/bd_9d69_second_ilmb_cntlr_0.xml @@ -0,0 +1,3874 @@ + + + xilinx.com + customized_ip + bd_9d69_second_ilmb_cntlr_0 + 1.0 + + + INTERRUPT.INTERRUPT + Interrupt + Interrupt output + + + + + + + INTERRUPT + + + Interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + SUGGESTED_PRIORITY + HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + SLMB + SLMB + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB_ABus + + + + + ADDRSTROBE + + + LMB_AddrStrobe + + + + + BE + + + LMB_BE + + + + + CE + + + Sl_CE + + + + + READDBUS + + + Sl_DBus + + + + + READSTROBE + + + LMB_ReadStrobe + + + + + READY + + + Sl_Ready + + + + + UE + + + Sl_UE + + + + + WAIT + + + Sl_Wait + + + + + WRITEDBUS + + + LMB_WriteDBus + + + + + WRITESTROBE + + + LMB_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + SLMB1 + SLMB1 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB1_ABus + + + + + ADDRSTROBE + + + LMB1_AddrStrobe + + + + + BE + + + LMB1_BE + + + + + CE + + + Sl1_CE + + + + + READDBUS + + + Sl1_DBus + + + + + READSTROBE + + + LMB1_ReadStrobe + + + + + READY + + + Sl1_Ready + + + + + UE + + + Sl1_UE + + + + + WAIT + + + Sl1_Wait + + + + + WRITEDBUS + + + LMB1_WriteDBus + + + + + WRITESTROBE + + + LMB1_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB2 + SLMB2 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB2_ABus + + + + + ADDRSTROBE + + + LMB2_AddrStrobe + + + + + BE + + + LMB2_BE + + + + + CE + + + Sl2_CE + + + + + READDBUS + + + Sl2_DBus + + + + + READSTROBE + + + LMB2_ReadStrobe + + + + + READY + + + Sl2_Ready + + + + + UE + + + Sl2_UE + + + + + WAIT + + + Sl2_Wait + + + + + WRITEDBUS + + + LMB2_WriteDBus + + + + + WRITESTROBE + + + LMB2_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + SLMB3 + SLMB3 + Data Processor Local Bus + + + + + + + + + ABUS + + + LMB3_ABus + + + + + ADDRSTROBE + + + LMB3_AddrStrobe + + + + + BE + + + LMB3_BE + + + + + CE + + + Sl3_CE + + + + + READDBUS + + + Sl3_DBus + + + + + READSTROBE + + + LMB3_ReadStrobe + + + + + READY + + + Sl3_Ready + + + + + UE + + + Sl3_UE + + + + + WAIT + + + Sl3_Wait + + + + + WRITEDBUS + + + LMB3_WriteDBus + + + + + WRITESTROBE + + + LMB3_WriteStrobe + + + + + + ADDR_WIDTH + 32 + + + none + + + + + DATA_WIDTH + 32 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + false + + + + + + BRAM_PORT + BRAM_PORT + Data Processor Local Bus + + + + + + + ADDR + + + BRAM_Addr_A + + + + + CLK + + + BRAM_Clk_A + + + + + DIN + + + BRAM_Dout_A + + + + + DOUT + + + BRAM_Din_A + + + + + EN + + + BRAM_EN_A + + + + + RST + + + BRAM_Rst_A + + + + + WE + + + BRAM_WEN_A + + + + + + MEM_SIZE + 32768 + + + MASTER_TYPE + BRAM_CTRL + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + S_AXI_CTRL + S_AXI_CTRL + Slave AXI4Lite Control + + + + + + + + + ARADDR + + + S_AXI_CTRL_ARADDR + + + + + ARREADY + + + S_AXI_CTRL_ARREADY + + + + + ARVALID + + + S_AXI_CTRL_ARVALID + + + + + AWADDR + + + S_AXI_CTRL_AWADDR + + + + + AWREADY + + + S_AXI_CTRL_AWREADY + + + + + AWVALID + + + S_AXI_CTRL_AWVALID + + + + + BREADY + + + S_AXI_CTRL_BREADY + + + + + BRESP + + + S_AXI_CTRL_BRESP + + + + + BVALID + + + S_AXI_CTRL_BVALID + + + + + RDATA + + + S_AXI_CTRL_RDATA + + + + + RREADY + + + S_AXI_CTRL_RREADY + + + + + RRESP + + + S_AXI_CTRL_RRESP + + + + + RVALID + + + S_AXI_CTRL_RVALID + + + + + WDATA + + + S_AXI_CTRL_WDATA + + + + + WREADY + + + S_AXI_CTRL_WREADY + + + + + WSTRB + + + S_AXI_CTRL_WSTRB + + + + + WVALID + + + S_AXI_CTRL_WVALID + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + CLK.LMB_Clk + LMB_Clk + Clock Input + + + + + + + CLK + + + LMB_Clk + + + + + + ASSOCIATED_BUSIF + SLMB:SLMB1:SLMB2:SLMB3 + + + ASSOCIATED_RESET + LMB_Rst + + + FREQ_HZ + LMB_Clk frequency + LMB_Clk frequency + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.LMB_Rst + Reset + Reset + + + + + + + RST + + + LMB_Rst + + + + + + POLARITY + ACTIVE_HIGH + + + TYPE + INTERCONNECT + + + + + CLK.S_AXI_CTRL_ACLK + S_AXI_CTRL_ACLK + Slave AXI4Lite Control Clock Input + + + + + + + CLK + + + S_AXI_CTRL_ACLK + + + + + + ASSOCIATED_BUSIF + S_AXI_CTRL + + + ASSOCIATED_RESET + S_AXI_CTRL_ARESETN + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.S_AXI_CTRL_ARESETN + S_AXI_CTRL_ARESETN + Slave AXI4Lite Control Reset Input + + + + + + + RST + + + S_AXI_CTRL_ARESETN + + + + + + POLARITY + ACTIVE_LOW + + + + + + + SLMB + SLMB memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB1 + SLMB1 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB2 + SLMB2 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + SLMB3 + SLMB3 memory map + + Mem + 0 + 8192 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + S_AXI_CTRL + S_AXI_CTRL memory map + + Reg + Reg + Register Block + 0 + 4096 + 32 + register + read-write + + ECC Status + ECC Status Register + ECC Status Register + 0x0 + 2 + true + read-write + + 0x0 + + + UE Status + UE Status + Indicates if an uncorrectable error has occurred: + 0 - No uncorrectable error occurred. + 1 - Uncorrectable error occurred, cleared when 1 is written. + + 0 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + CE Status + CE Status + Indicates if a correctable error has occurred: + 0 - No correctable error occurred. + 1 - Correctable error occurred, cleared when 1 is written. + + 1 + 1 + true + read-write + oneToClear + + 0 + 0 + + false + + + + + false + + + + + + ECC EN IRQ + ECC Interrupt Enable Register + ECC Interrupt Enable Register + 0x4 + 2 + true + read-write + + 0x0 + + + UE EN IRQ + UE Enable Interrupt + Determines effect of ECC Status Register UE bit: + 0 - UE bit is not propagated to interrupt signal. + 1 - UE bit is propagated to interrupt signal. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + CE EN IRQ + CE Enable Interrupt + Determines effect of ECC Status Register CE bit: + 0 - CE bit is not propagated to interrupt signal. + 1 - CE bit is propagated to interrupt signal. + + 1 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + ECC ONOFF + ECC On/Off Register + ECC On/Off Register + 0x8 + 1 + true + read-write + + 1 + + + ON OFF + On/Off + Determines if ECC checking is enabled: + 0 - ECC checking is disabled. + 1 - ECC checking is enabled. + + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE CNT + Correctable Error Counter Register + Correctable Error Counter Register + 0xC + 1 + true + read-write + + 0 + + + CE CNT + Correctable Error Count + Holds number of correctable errors encountered. + 0 + 1 + true + read-write + + 0 + 0 + + false + + + + + false + + + + + + CE FFD + Correctable Error First Failing Data Register + Correctable Error First Failing Data Register + 0x100 + 32 + true + read-only + + 0 + + + CE FFD + Correctable Error First Failing Data + Data of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFE + Correctable Error First Failing ECC Register + Correctable Error First Failing ECC Register + 0x180 + 7 + true + read-only + + 0 + + + CE FFE + Correctable Error First Failing ECC + ECC of the first occurrence of a correctable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + CE FFA + Correctable Error First Failing Address Register + Correctable Error First Failing Address Register + 0x1C0 + 32 + true + read-only + + 0 + + + CE FFA + Correctable Error First Failing Address + Address of the first occurrence of a correctable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFD + Uncorrectable Error First Failing Data Register + Uncorrectable Error First Failing Data Register + 0x200 + 32 + true + read-only + + 0 + + + UE FFD + Uncorrectable Error First Failing Data + Data of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFE + Uncorrectable Error First Failing ECC Register + Uncorrectable Error First Failing ECC Register + 0x280 + 7 + true + read-only + + 0 + + + UE FFE + Uncorrectable Error First Failing ECC + ECC of the first occurrence of an uncorrectable error. + 0 + 7 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + UE FFA + Uncorrectable Error First Failing Address Register + Uncorrectable Error First Failing Address Register + 0x2C0 + 32 + true + read-only + + 0 + + + UE FFA + Uncorrectable Error First Failing Address + Address of the first occurrence of an uncorrectable error. + 0 + 32 + true + read-only + + 0 + 0 + + false + + + + + false + + + + + + FI D + Fault Inject Data Register + Fault Inject Data Register + 0x300 + 32 + true + write-only + + 0 + + + FI D + Fault Inject Data + Bits set to 1 toggle the bits of next data word written. + 0 + 32 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + FI ECC + Fault Inject ECC Register + Fault Inject ECC Register + 0x380 + 7 + true + write-only + + 0 + + + FI ECC + Fault Inject ECC + Bits set to 1 toggle the bits of next ECC written. + 0 + 7 + true + write-only + oneToToggle + + 0 + 0 + + false + + + + + false + + + + + + + + + + + LMB_Clk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_Rst + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + LMB_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + LMB_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + LMB_AddrStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_ReadStrobe + + in + + + std_logic + dummy_view + + + + + + LMB_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + LMB_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + Sl_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + Sl_Ready + + out + + + std_logic + dummy_view + + + + + + Sl_Wait + + out + + + std_logic + dummy_view + + + + + + Sl_UE + + out + + + std_logic + dummy_view + + + + + + Sl_CE + + out + + + std_logic + dummy_view + + + + + + LMB1_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB1_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl1_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl1_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl1_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB2_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB2_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl2_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl2_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl2_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + LMB3_ABus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteDBus + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_AddrStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_ReadStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_WriteStrobe + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + LMB3_BE + + in + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + Sl3_DBus + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + Sl3_Ready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_Wait + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Sl3_CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + BRAM_Rst_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Clk_A + + out + + + std_logic + dummy_view + + + + + + BRAM_Addr_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_EN_A + + out + + + std_logic + dummy_view + + + + + + BRAM_WEN_A + + out + + 0 + 3 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Dout_A + + out + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + BRAM_Din_A + + in + + 0 + 31 + + + + std_logic_vector + dummy_view + + + + + + S_AXI_CTRL_ACLK + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARESETN + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_AWREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_WDATA + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WSTRB + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_WREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_BREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARADDR + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARVALID + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + S_AXI_CTRL_ARREADY + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RDATA + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RRESP + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RVALID + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + S_AXI_CTRL_RREADY + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + UE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + CE + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + Interrupt + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_HIGHADDR + LMB BRAM High Address + 0x0000000000017FFF + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000010000 + + + C_NUM_LMB + Number of LMB Ports + 1 + + + C_MASK + SLMB Address Decode Mask + 0x0000000080010000 + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + C_ECC + Error Correction Code + 0 + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_BRAM_AWIDTH + BRAM Address Bus Width + 32 + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + false + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + false + + + + + + + + + choice_list_6fc15197 + 32 + + + choice_pairs_449ac0d2 + 0 + 1 + 2 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_8d6e70ff + 0 + 2 + + + Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus + + + C_BASEADDR + LMB BRAM Base Address + 0x0000000000010000 + + + + true + + + + + + C_HIGHADDR + LMB BRAM High Address + 0x0000000000017FFF + + + + true + + + + + + C_MASK + SLMB Address Decode Mask + 0x0000000080010000 + + + + true + + + + + + C_MASK1 + SLMB1 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK2 + SLMB2 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_MASK3 + SLMB3 Address Decode Mask + 0x0000000000800000 + + + + false + + + + + + C_NUM_LMB + Number of LMB Ports + 1 + + + + true + + + + + + C_LMB_AWIDTH + LMB Address Bus Width + 32 + + + + true + + + + + + C_LMB_DWIDTH + LMB Data Bus Width + 32 + + + + true + + + + + + C_ECC + Error Correction Code + 0 + + + + true + + + + + + C_INTERCONNECT + Select Interconnect + 0 + + + + false + + + + + + C_FAULT_INJECT + Fault Inject Registers + 0 + + + + false + + + + + + C_CE_FAILING_REGISTERS + Correctable Error First Failing Register + 0 + + + + false + + + + + + C_UE_FAILING_REGISTERS + Uncorrectable Error First Failing Register + 0 + + + + false + + + + + + C_ECC_STATUS_REGISTERS + ECC Status and Control Register + 0 + + + + false + + + + + + C_ECC_ONOFF_REGISTER + ECC On/Off Register + 0 + + + + false + + + + + + C_ECC_ONOFF_RESET_VALUE + ECC On/Off Reset Value + 1 + + + + false + + + + + + C_CE_COUNTER_WIDTH + Correctable Error Counter Register Width + 0 + + + + false + + + + + + C_WRITE_ACCESS + Write Access setting + 2 + + + + false + + + + + + C_S_AXI_CTRL_ACLK_FREQ_HZ + S_AXI_CTRL Clock Frequency + 100000000 + + + + false + + + + + + C_S_AXI_CTRL_ADDR_WIDTH + S_AXI_CTRL Address Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_DATA_WIDTH + S_AXI_CTRL Data Width + 32 + + + + true + + + + + + C_S_AXI_CTRL_PROTOCOL + S_AXI_CTRL Protocol + AXI4LITE + + + + false + + + + + + Component_Name + bd_9d69_second_ilmb_cntlr_0 + + + + + LMB BRAM Controller + 15 + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_9/bd_9d69_second_lmb_bram_I_0.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_9/bd_9d69_second_lmb_bram_I_0.xci new file mode 100644 index 0000000..a623a1a --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_9/bd_9d69_second_lmb_bram_I_0.xci @@ -0,0 +1,275 @@ + + + xilinx.com + xci + unknown + 1.0 + + + bd_9d69_second_lmb_bram_I_0 + + + 4096 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + 32 + 0 + 0 + 0 + + 32 + 100000000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 256 + 1 + 1 + 1 + 1 + 0.000 + AXI4 + READ_WRITE + 0 + 0 + 1 + 0 + 0 + BRAM_CTRL + NONE + 32768 + 32 + READ_WRITE + BRAM_CTRL + NONE + 32768 + 32 + READ_WRITE + + 100000000 + 0.000 + 32 + 32 + 1 + 4 + 0 + 1 + 8 + 0 + 0 + 8 + NONE + 0 + 0 + 0 + ./ + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + Estimated Power for IP : 17.246228 mW + virtexuplus + 0 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 0 + 0 + bd_9d69_second_lmb_bram_I_0.mem + no_coe_file_loaded + 0 + 0 + 2 + 0 + 1 + 8192 + 8192 + 32 + 32 + 0 + 0 + CE + CE + ALL + 1 + 1 + 1 + 0 + 0 + 0 + 0 + 4 + 4 + 8192 + 8192 + WRITE_FIRST + WRITE_FIRST + 32 + 32 + virtexuplus + 4 + Memory_Slave + AXI4_Full + false + Minimum_Area + false + 8 + NONE + no_coe_file_loaded + ALL + bd_9d69_second_lmb_bram_I_0 + false + false + false + false + false + true + false + false + true + Use_ENA_Pin + Use_ENB_Pin + Single_Bit_Error_Injection + false + Native + false + bd_9d69_second_lmb_bram_I_0.mem + True_Dual_Port_RAM + WRITE_FIRST + WRITE_FIRST + 0 + 0 + BRAM + 0 + 100 + 100 + 50 + 100 + 100 + 50 + 8kx2 + false + false + 32 + 32 + false + false + false + false + 0 + false + false + CE + CE + SYNC + false + true + false + false + false + true + true + 8192 + 32 + 32 + No_ECC + false + false + false + BRAM_Controller + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Integrator + 1 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_9/bd_9d69_second_lmb_bram_I_0.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_9/bd_9d69_second_lmb_bram_I_0.xml new file mode 100644 index 0000000..952f590 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/bd_0/ip/ip_9/bd_9d69_second_lmb_bram_I_0.xml @@ -0,0 +1,4056 @@ + + + xilinx.com + customized_ip + bd_9d69_second_lmb_bram_I_0 + 1.0 + + + CLK.ACLK + ACLK + AXI4 Interconnect Clock Input + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI + + + ASSOCIATED_RESET + s_aresetn + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.ARESETN + ARESETN + AXI4 Interconnect Reset Input + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + AXI_SLAVE_S_AXI + AXI_SLAVE + AXI_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + AXILite_SLAVE_S_AXI + AXILite_SLAVE + AXILite_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 32 + + + none + + + + + PROTOCOL + AXI4 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 32 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 1 + + + none + + + + + HAS_LOCK + 1 + + + none + + + + + HAS_PROT + 1 + + + none + + + + + HAS_CACHE + 1 + + + none + + + + + HAS_QOS + 1 + + + none + + + + + HAS_REGION + 1 + + + none + + + + + HAS_WSTRB + 1 + + + none + + + + + HAS_BRESP + 1 + + + none + + + + + HAS_RRESP + 1 + + + none + + + + + SUPPORTS_NARROW_BURST + 1 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 256 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + BRAM_PORTA + BRAM_PORTA + BRAM_PORTA + + + + + + + ADDR + + + addra + + + + + CLK + + + clka + + + + + DIN + + + dina + + + + + DOUT + + + douta + + + + + EN + + + ena + + + + + RST + + + rsta + + + + + WE + + + wea + + + + + + MEM_SIZE + 32768 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + BRAM_CTRL + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + BRAM_PORTB + BRAM_PORTB + BRAM_PORTB + + + + + + + ADDR + + + addrb + + + + + CLK + + + clkb + + + + + DIN + + + dinb + + + + + DOUT + + + doutb + + + + + EN + + + enb + + + + + RST + + + rstb + + + + + WE + + + web + + + + + + MEM_SIZE + 32768 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + BRAM_CTRL + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + + + + true + + + + + + + + S_1 + + Mem0 + 0 + 4096 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + + + + clka + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rsta + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ena + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regcea + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + wea + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addra + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dina + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + douta + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + clkb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rstb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + enb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regceb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + web + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addrb + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dinb + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + doutb + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + eccpipece + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rdaddrecc + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + sleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + deepsleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + shutdown + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rsta_busy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + rstb_busy + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + s_aclk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_wdata + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wstrb + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rdata + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rdaddrecc + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_XDEVICEFAMILY + virtexuplus + + + C_ELABORATION_DIR + ./ + + + C_INTERFACE_TYPE + 0 + + + C_AXI_TYPE + 1 + + + C_AXI_SLAVE_TYPE + 0 + + + C_USE_BRAM_BLOCK + 1 + + + C_ENABLE_32BIT_ADDRESS + 1 + + + C_CTRL_ECC_ALGO + NONE + + + C_HAS_AXI_ID + 0 + + + C_AXI_ID_WIDTH + 4 + + + C_MEM_TYPE + 2 + + + C_BYTE_SIZE + 8 + + + C_ALGORITHM + 1 + + + C_PRIM_TYPE + 1 + + + C_LOAD_INIT_FILE + 0 + + + C_INIT_FILE_NAME + no_coe_file_loaded + + + C_INIT_FILE + bd_9d69_second_lmb_bram_I_0.mem + + + C_USE_DEFAULT_DATA + 0 + + + C_DEFAULT_DATA + 0 + + + C_HAS_RSTA + 1 + + + C_RST_PRIORITY_A + CE + + + C_RSTRAM_A + 0 + + + C_INITA_VAL + 0 + + + C_HAS_ENA + 1 + + + C_HAS_REGCEA + 0 + + + C_USE_BYTE_WEA + 1 + + + C_WEA_WIDTH + 4 + + + C_WRITE_MODE_A + WRITE_FIRST + + + C_WRITE_WIDTH_A + 32 + + + C_READ_WIDTH_A + 32 + + + C_WRITE_DEPTH_A + 8192 + + + C_READ_DEPTH_A + 8192 + + + C_ADDRA_WIDTH + 32 + + + C_HAS_RSTB + 1 + + + C_RST_PRIORITY_B + CE + + + C_RSTRAM_B + 0 + + + C_INITB_VAL + 0 + + + C_HAS_ENB + 1 + + + C_HAS_REGCEB + 0 + + + C_USE_BYTE_WEB + 1 + + + C_WEB_WIDTH + 4 + + + C_WRITE_MODE_B + WRITE_FIRST + + + C_WRITE_WIDTH_B + 32 + + + C_READ_WIDTH_B + 32 + + + C_WRITE_DEPTH_B + 8192 + + + C_READ_DEPTH_B + 8192 + + + C_ADDRB_WIDTH + 32 + + + C_HAS_MEM_OUTPUT_REGS_A + 0 + + + C_HAS_MEM_OUTPUT_REGS_B + 0 + + + C_HAS_MUX_OUTPUT_REGS_A + 0 + + + C_HAS_MUX_OUTPUT_REGS_B + 0 + + + C_MUX_PIPELINE_STAGES + 0 + + + C_HAS_SOFTECC_INPUT_REGS_A + 0 + + + C_HAS_SOFTECC_OUTPUT_REGS_B + 0 + + + C_USE_SOFTECC + 0 + + + C_USE_ECC + 0 + + + C_EN_ECC_PIPE + 0 + + + C_HAS_INJECTERR + 0 + + + C_SIM_COLLISION_CHECK + ALL + + + C_COMMON_CLK + 0 + + + C_DISABLE_WARN_BHV_COLL + 0 + + + C_EN_SLEEP_PIN + 0 + + + C_USE_URAM + 0 + + + C_EN_RDADDRA_CHG + 0 + + + C_EN_RDADDRB_CHG + 0 + + + C_EN_DEEPSLEEP_PIN + 0 + + + C_EN_SHUTDOWN_PIN + 0 + + + C_EN_SAFETY_CKT + 1 + + + C_DISABLE_WARN_BHV_RANGE + 0 + + + C_COUNT_36K_BRAM + 8 + + + C_COUNT_18K_BRAM + 0 + + + C_EST_POWER_SUMMARY + Estimated Power for IP : 17.246228 mW + + + + + + choice_list_0132492a + 32 + 64 + 128 + + + choice_list_302d3091 + 16kx1 + 8kx2 + 4kx4 + 2kx9 + 1kx18 + 512x36 + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_6fc15197 + 32 + + + choice_list_89a27b2f + 8 + 9 + + + choice_list_c8df20f0 + NONE + ECCH32-7 + ECCH64-8 + ECCHSIAO32-7 + ECCHSIAO64-8 + ECCHSIAO128-9 + + + choice_list_e9412e2c + BRAM + URAM + + + choice_list_f9a6a28b + Native + + + choice_pairs_1f270a52 + BRAM_Controller + Stand_Alone + + + choice_pairs_246d8066 + WRITE_FIRST + READ_FIRST + + + choice_pairs_2adcaf32 + SYNC + ASYNC + + + choice_pairs_2d73cdeb + Always_Enabled + Use_ENB_Pin + + + choice_pairs_3949ecbf + Always_Enabled + Use_ENA_Pin + + + choice_pairs_3e9ce7ae + Minimum_Area + Low_Power + Fixed_Primitives + + + choice_pairs_44b9b2d1 + ALL + NONE + WARNING_ONLY + GENERATE_X_ONLY + + + choice_pairs_63de7f78 + CE + SR + + + choice_pairs_716d2fba + Single_Bit_Error_Injection + Double_Bit_Error_Injection + Single_and_Double_Bit_Error_Injection + + + choice_pairs_a6697bba + Single_Port_RAM + True_Dual_Port_RAM + Single_Port_ROM + Dual_Port_ROM + + + choice_pairs_b91edaa2 + Memory_Slave + Peripheral_Slave + + + choice_pairs_c1013cbe + No_ECC + Soft_ECC + BuiltIn_ECC + + + choice_pairs_e4c322cb + AXI4_Full + AXI4_Lite + + + The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement. It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write port widths, as well as cores which can perform simultaneous write operations to separate locations, and simultaneous read operations from the same location. For more information on differences in interface and feature support between this core and the Dual Port Block Memory and Single Port Block Memory LogiCOREs, please consult the data sheet. + + + Component_Name + bd_9d69_second_lmb_bram_I_0 + + + + true + + + + + + Interface_Type + Native + + + + true + + + + + + AXI_Type + AXI4_Full + + + + true + + + + + + AXI_Slave_Type + Memory_Slave + + + + true + + + + + + Use_AXI_ID + false + + + + false + + + + + + AXI_ID_Width + 4 + + + + false + + + + + + Memory_Type + True_Dual_Port_RAM + + + + true + + + + + + PRIM_type_to_Implement + BRAM + + + + true + + + + + + Enable_32bit_Address + true + + + + true + + + + + + ecctype + No_ECC + + + + false + + + + + + ECC + false + + + + false + + + + + + softecc + false + + + + false + + + + + + EN_SLEEP_PIN + false + + + + true + + + + + + EN_DEEPSLEEP_PIN + false + + + + false + + + + + + EN_SHUTDOWN_PIN + false + + + + false + + + + + + EN_ECC_PIPE + false + + + + false + + + + + + RD_ADDR_CHNG_A + false + + + + false + + + + + + RD_ADDR_CHNG_B + false + + + + false + + + + + + Use_Error_Injection_Pins + false + + + + false + + + + + + Error_Injection_Type + Single_Bit_Error_Injection + + + + false + + + + + + Use_Byte_Write_Enable + true + + + + false + + + + + + Byte_Size + 8 + + + + false + + + + + + Algorithm + Minimum_Area + + + + false + + + + + + Primitive + 8kx2 + + + + false + + + + + + Assume_Synchronous_Clk + false + + + + true + + + + + + Write_Width_A + 32 + + + + true + + + + + + Write_Depth_A + 8192 + + + + true + + + + + + Read_Width_A + 32 + + + + true + + + + + + Operating_Mode_A + WRITE_FIRST + + + + true + + + + + + Enable_A + Use_ENA_Pin + + + + false + + + + + + Write_Width_B + 32 + + + + true + + + + + + Read_Width_B + 32 + + + + true + + + + + + Operating_Mode_B + WRITE_FIRST + + + + true + + + + + + Enable_B + Use_ENB_Pin + + + + true + + + + + + Register_PortA_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortA_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEA_Pin + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortB_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEB_Pin + false + + + + false + + + + + + register_porta_input_of_softecc + false + + + + false + + + + + + register_portb_output_of_softecc + false + + + + false + + + + + + Pipeline_Stages + 0 + + + + false + + + + + + Load_Init_File + false + + + + false + + + + + + Coe_File + no_coe_file_loaded + + + + false + + + + + + Fill_Remaining_Memory_Locations + false + + + + false + + + + + + Remaining_Memory_Locations + 0 + + + + false + + + + + + Use_RSTA_Pin + true + + + + true + + + + + + Reset_Memory_Latch_A + false + + + + false + + + + + + Reset_Priority_A + CE + + + + false + + + + + + Output_Reset_Value_A + 0 + + + + true + + + + + + Use_RSTB_Pin + true + + + + true + + + + + + Reset_Memory_Latch_B + false + + + + false + + + + + + Reset_Priority_B + CE + + + + true + + + + + + Output_Reset_Value_B + 0 + + + + true + + + + + + Reset_Type + SYNC + + + + false + + + + + + Additional_Inputs_for_Power_Estimation + false + + + + true + + + + + + Port_A_Clock + 100 + + + + true + + + + + + Port_A_Write_Rate + 50 + + + + true + + + + + + Port_B_Clock + 100 + + + + true + + + + + + Port_B_Write_Rate + 50 + + + + true + + + + + + Port_A_Enable_Rate + 100 + + + + true + + + + + + Port_B_Enable_Rate + 100 + + + + true + + + + + + Collision_Warnings + ALL + + + + false + + + + + + Disable_Collision_Warnings + false + + + + false + + + + + + Disable_Out_of_Range_Warnings + false + + + + false + + + + + + use_bram_block + BRAM_Controller + + + + true + + + + + + MEM_FILE + bd_9d69_second_lmb_bram_I_0.mem + + + + true + + + + + + CTRL_ECC_ALGO + NONE + + + + true + + + + + + EN_SAFETY_CKT + true + + + + true + + + + + + + + Block Memory Generator + + XPM_MEMORY + + 1 + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/ip_0/phy_ddr4_x8_microblaze_mcs.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/ip_0/phy_ddr4_x8_microblaze_mcs.xci new file mode 100644 index 0000000..96759c9 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/ip_0/phy_ddr4_x8_microblaze_mcs.xci @@ -0,0 +1,150 @@ + + + xilinx.com + xci + unknown + 1.0 + + + phy_ddr4_x8_microblaze_mcs + + + Reset + + + CLK_BOARD_INTERFACE + + 100000000 + 0.000 + RESET_BOARD_INTERFACE + ACTIVE_HIGH + 0 + Custom + phy_ddr4_x8_microblaze_mcs + 0 + 0 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 0 + 6216 + 100.0 + 0 + 32 + 0 + 32 + 0 + 32 + 0 + 32 + Custom + Custom + Custom + Custom + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0x00000000 + 32 + 0xFFFF + 1 + 0x0000 + 2 + 0xFFFF + 0 + 2 + 98304 + microblaze_0 + 1 + mcs_0 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + 0 + 0 + 1 + 32 + Custom + 1 + 9600 + Custom + 8 + 0 + 0 + 0 + 0 + 0 + 0 + false + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 9 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/ip_0/phy_ddr4_x8_microblaze_mcs.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/ip_0/phy_ddr4_x8_microblaze_mcs.xml new file mode 100644 index 0000000..90f4d25 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/ip_0/phy_ddr4_x8_microblaze_mcs.xml @@ -0,0 +1,2141 @@ + + + xilinx.com + customized_ip + phy_ddr4_x8_microblaze_mcs + 1.0 + + + CLK.Clk + + + + + + + CLK + + + Clk + + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + ASSOCIATED_ASYNC_RESET + Reset + + + none + + + + + BOARD.ASSOCIATED_PARAM + CLK_BOARD_INTERFACE + + + none + + + + + + + RST.Reset + + + + + + + RST + + + Reset + + + + + + POLARITY + ACTIVE_HIGH + + + none + + + + + BOARD.ASSOCIATED_PARAM + RESET_BOARD_INTERFACE + + + none + + + + + + + IO + + + + + + + ADDR_STROBE + + + IO_addr_strobe + + + + + ADDRESS + + + IO_address + + + + + BYTE_ENABLE + + + IO_byte_enable + + + + + READ_DATA + + + IO_read_data + + + + + READ_STROBE + + + IO_read_strobe + + + + + READY + + + IO_ready + + + + + WRITE_DATA + + + IO_write_data + + + + + WRITE_STROBE + + + IO_write_strobe + + + + + + TRACE + + + + + + + DATA_ACCESS + + + TRACE_data_access + + + + + DATA_ADDRESS + + + TRACE_data_address + + + + + DATA_BYTE_ENABLE + + + TRACE_data_byte_enable + + + + + DATA_READ + + + TRACE_data_read + + + + + DATA_WRITE + + + TRACE_data_write + + + + + DATA_WRITE_VALUE + + + TRACE_data_write_value + + + + + DCACHE_HIT + + + TRACE_dcache_hit + + + + + DCACHE_RDY + + + TRACE_dcache_rdy + + + + + DCACHE_READ + + + TRACE_dcache_read + + + + + DCACHE_REQ + + + TRACE_dcache_req + + + + + DELAY_SLOT + + + TRACE_delay_slot + + + + + EX_PIPERUN + + + TRACE_ex_piperun + + + + + EXCEPTION_KIND + + + TRACE_exception_kind + + + + + EXCEPTION_TAKEN + + + TRACE_exception_taken + + + + + ICACHE_HIT + + + TRACE_icache_hit + + + + + ICACHE_RDY + + + TRACE_icache_rdy + + + + + ICACHE_REQ + + + TRACE_icache_req + + + + + INSTRUCTION + + + TRACE_instruction + + + + + JUMP_HIT + + + TRACE_jump_hit + + + + + JUMP_TAKEN + + + TRACE_jump_taken + + + + + MB_HALTED + + + TRACE_mb_halted + + + + + MEM_PIPERUN + + + TRACE_mem_piperun + + + + + MSR_REG + + + TRACE_msr_reg + + + + + NEW_REG_VALUE + + + TRACE_new_reg_value + + + + + OF_PIPERUN + + + TRACE_of_piperun + + + + + PC + + + TRACE_pc + + + + + PID_REG + + + TRACE_pid_reg + + + + + REG_ADDR + + + TRACE_reg_addr + + + + + REG_WRITE + + + TRACE_reg_write + + + + + VALID_INSTR + + + TRACE_valid_instr + + + + + + + + + xilinx_elaborateports + Elaborate Ports + :vivado.xilinx.com:elaborate.ports + + xilinx_elaborateports_view_fileset + + + + outputProductCRC + 8:0a2c987f + + + + + xilinx_elaboratebd + Elaborate BD + :vivado.xilinx.com:elaborate.bd + + xilinx_elaboratebd_view_fileset + + + + outputProductCRC + 8:0a2c987f + + + + + + + Clk + + in + + + std_logic + xilinx_elaborateports + + + + + + Reset + + in + + + std_logic + xilinx_elaborateports + + + + + + TRACE_data_access + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_data_address + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_data_byte_enable + + out + + 0 + 3 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_data_read + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_data_write + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_data_write_value + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_dcache_hit + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_dcache_rdy + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_dcache_read + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_dcache_req + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_delay_slot + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_ex_piperun + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_exception_kind + + out + + 0 + 4 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_exception_taken + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_icache_hit + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_icache_rdy + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_icache_req + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_instruction + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_jump_hit + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_jump_taken + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_mb_halted + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_mem_piperun + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_msr_reg + + out + + 0 + 14 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_new_reg_value + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_of_piperun + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_pc + + out + + 0 + 31 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_pid_reg + + out + + 0 + 7 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_reg_addr + + out + + 0 + 4 + + + + std_logic_vector + xilinx_elaborateports + + + + + + TRACE_reg_write + + out + + + std_logic + xilinx_elaborateports + + + + + + TRACE_valid_instr + + out + + + std_logic + xilinx_elaborateports + + + + + + IO_addr_strobe + + out + + + std_logic + xilinx_elaborateports + + + + + + IO_address + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + IO_byte_enable + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + IO_read_data + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + 0 + + + + + IO_read_strobe + + out + + + std_logic + xilinx_elaborateports + + + + + + IO_ready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + IO_write_data + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + IO_write_strobe + + out + + + std_logic + xilinx_elaborateports + + + + + + + + + choice_list_ac75ef1e + Custom + + + choice_list_f585525a + 110 + 300 + 1200 + 2400 + 4800 + 9600 + 19200 + 38400 + 57600 + 115200 + 128000 + 230400 + 460800 + 921600 + + + choice_pairs_007f01e9 + 0 + 1 + 2 + 3 + 4 + 5 + 7 + 8 + 9 + + + choice_pairs_0d2d32a8 + 0 + 1 + 2 + + + choice_pairs_4847022f + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 8 + 9 + + + choice_pairs_4873554b + 0 + 1 + + + choice_pairs_5502e96b + 1 + 2 + 3 + 4 + + + choice_pairs_563648c8 + 0 + 1 + + + choice_pairs_5f1e379e + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + 9 + + + choice_pairs_7ba91213 + 0 + 1 + 2 + 3 + + + choice_pairs_f0f6eb36 + 0 + 1 + 2 + 3 + 4 + 6 + 7 + 8 + 9 + + + choice_pairs_f7e0b771 + 4096 + 8192 + 12288 + 16384 + 20480 + 24576 + 32768 + 36864 + 40960 + 49152 + 65536 + 69632 + 73728 + 81920 + 98304 + 131072 + + + choice_pairs_ffa336e4 + 0 + 1 + + + + + xilinx_elaborateports_view_fileset + + ../bd_0/bd_9d69.bd + block_diagram + + + + xilinx_elaboratebd_view_fileset + + ../bd_0/bd_9d69.bd + block_diagram + + + + MicroBlaze Micro Controller System (MCS) is a light-weight general purpose micro controller system, based on the MicroBlaze processor. It is primarily intended for simple control applications, where a hardware solution would be less flexible and more difficult to implement. Software development with the Xilinx Software Development Kit (SDK) is supported, including a software driver for the peripherals. Debugging including UART is available either via SDK or directly with the Xilinx Microprocessor Debugger. +The MCS consists of the processor itself, local memory with sizes ranging from 4KB to 128KB, up to 4 Fixed Interval Timers, up to 4 Programmable Interval Timers, up to 4 32-bit General Purpose Output ports, up to 4 32-bit General Purpose Input ports, and an Interrupt Controller with up to 16 external interrupt inputs. + + + + JTAG_CHAIN + Debug JTAG User-defined Register + 2 + + + + false + + + + + + MICROBLAZE_INSTANCE + MicroBlaze Instance Name + microblaze_0 + + + AVOID_PRIMITIVES + 0 + + + PATH + Instance Hierarchical Design Name + mcs_0 + + + FREQ + Input Clock Frequency (MHz) + 100.0 + + + OPTIMIZATION + Select MicroBlaze Optimization + 1 + + + DEBUG_ENABLED + Enable Debug Support + 0 + + + TRACE + Enable MicroBlaze Trace Bus + 1 + + + ECC + Error Correction Code + 0 + + + MEMSIZE + Memory Size + 98304 + + + USE_IO_BUS + Enable IO Bus + 1 + + + USE_UART_RX + Enable Receiver + 0 + + + + true + + + + + + USE_UART_TX + Enable Transmitter + 0 + + + + true + + + + + + UART_BAUDRATE + Define Baud Rate + 9600 + + + + false + + + + + + UART_PROG_BAUDRATE + Programmable Baud Rate + 0 + + + + false + + + + + + UART_DATA_BITS + Number of Data Bits + 8 + + + + false + + + + + + UART_USE_PARITY + Use Parity + 0 + + + + false + + + + + + UART_ODD_PARITY + Even or Odd Parity + 0 + + + + false + + + + + + UART_RX_INTERRUPT + Implement Receive Interrupt + 0 + + + + false + + + + + + UART_TX_INTERRUPT + Implement Transmit Interrupt + 0 + + + + false + + + + + + UART_ERROR_INTERRUPT + Implement Error Interrupt + 0 + + + + false + + + + + + USE_FIT1 + Use Timer + 0 + + + FIT1_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + false + + + + + + FIT1_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_FIT2 + Use Timer + 0 + + + FIT2_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + false + + + + + + FIT2_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_FIT3 + Use Timer + 0 + + + FIT3_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + false + + + + + + FIT3_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_FIT4 + Use Timer + 0 + + + FIT4_No_CLOCKS + Number of Clocks Between Strobes + 6216 + + + + false + + + + + + FIT4_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_PIT1 + Use Timer + 0 + + + PIT1_SIZE + Number of Bits for Timer + 32 + + + + false + + + + + + PIT1_READABLE + Shall Counter Value Be Readable + 1 + + + + false + + + + + + PIT1_PRESCALER + Define Prescaler + 0 + + + + false + + + + + + PIT1_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_PIT2 + Use Timer + 0 + + + PIT2_SIZE + Number of Bits for Timer + 32 + + + + false + + + + + + PIT2_READABLE + Shall Counter Value Be Readable + 1 + + + + false + + + + + + PIT2_PRESCALER + Define Prescaler + 0 + + + + false + + + + + + PIT2_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_PIT3 + Use Timer + 0 + + + PIT3_SIZE + Number of Bits for Timer + 32 + + + + false + + + + + + PIT3_READABLE + Shall Counter Value Be Readable + 1 + + + + false + + + + + + PIT3_PRESCALER + Define Prescaler + 0 + + + + false + + + + + + PIT3_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_PIT4 + Use Timer + 0 + + + PIT4_SIZE + Number of Bits for Timer + 32 + + + + false + + + + + + PIT4_READABLE + Shall Counter Value Be Readable + 1 + + + + false + + + + + + PIT4_PRESCALER + Define Prescaler + 0 + + + + false + + + + + + PIT4_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_GPO1 + Use GPO + 0 + + + + true + + + + + + GPO1_SIZE + Number of Bits + 32 + + + + false + + + + + + GPO1_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + USE_GPO2 + Use GPO + 0 + + + + true + + + + + + GPO2_SIZE + Number of Bits + 32 + + + + false + + + + + + GPO2_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + USE_GPO3 + Use GPO + 0 + + + + true + + + + + + GPO3_SIZE + Number of Bits + 32 + + + + false + + + + + + GPO3_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + USE_GPO4 + Use GPO + 0 + + + + true + + + + + + GPO4_SIZE + Number of Bits + 32 + + + + false + + + + + + GPO4_INIT + Initial Value of GPO + 0x00000000 + + + + false + + + + + + USE_GPI1 + Use GPI + 0 + + + + true + + + + + + GPI1_SIZE + Number of Bits + 32 + + + + false + + + + + + GPI1_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_GPI2 + Use GPI + 0 + + + + true + + + + + + GPI2_SIZE + Number of Bits + 32 + + + + false + + + + + + GPI2_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_GPI3 + Use GPI + 0 + + + + true + + + + + + GPI3_SIZE + Number of Bits + 32 + + + + false + + + + + + GPI3_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + USE_GPI4 + Use GPI + 0 + + + + true + + + + + + GPI4_SIZE + Number of Bits + 32 + + + + false + + + + + + GPI4_INTERRUPT + Generate Interrupt + 0 + + + + false + + + + + + INTC_USE_EXT_INTR + Use External Interrupts + 0 + + + INTC_INTR_SIZE + Number of External Inputs + 1 + + + + false + + + + + + INTC_LEVEL_EDGE + Level or Edge of External Interrupts + 0x0000 + + + + false + + + + + + INTC_POSITIVE + Positive or Negative External Interrupts + 0xFFFF + + + + false + + + + + + INTC_ASYNC_INTR + Interrupts asynchronous + The setting of each bit in this option indicates whether the incoming interrupt is treated as asynchronous or not. 0 = Synchronous, 1 = Asynchronous. + 0xFFFF + + + + false + + + + + + INTC_NUM_SYNC_FF + Number of synchronization flip-flops + Number of synchronization flip-flops used to synchronize asynchronous interupt inputs + 2 + + + Component_Name + phy_ddr4_x8_microblaze_mcs + + + USE_BOARD_FLOW + Generate Board based IO Constraints + false + + + CLK_BOARD_INTERFACE + Custom + + + + true + + + + + + RESET_BOARD_INTERFACE + Custom + + + + true + + + + + + GPIO1_BOARD_INTERFACE + Custom + + + + true + + + + + + GPIO2_BOARD_INTERFACE + Custom + + + + true + + + + + + GPIO3_BOARD_INTERFACE + Custom + + + + true + + + + + + GPIO4_BOARD_INTERFACE + Custom + + + + true + + + + + + UART_BOARD_INTERFACE + Custom + + + + true + + + + + + + + MicroBlaze MCS + + XPM_MEMORY + + 9 + + true + subcore + + + + + + + + + + + + + + + 2018.2 + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/ip_1/phy_ddr4_x8_phy.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/ip_1/phy_ddr4_x8_phy.xci new file mode 100644 index 0000000..39a8207 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/ip_1/phy_ddr4_x8_phy.xci @@ -0,0 +1,655 @@ + + + xilinx.com + xci + unknown + 1.0 + + + phy_ddr4_x8_phy + + + 17 + 0 + 0 + 0 + 2 + HP_IO + 2 + X0Y11 + X0Y10 + X0Y70 + X0Y11 + 12 + DDR4_SDRAM + 1 + 0 + 0 + 2 + 1 + 10000 + 10 + 2 + 8 + 5 + 9 + 9 + 9 + 72 + {{9{2'b01}}, {3{2'b00}}} + { 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, + 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111110011, + 15'b111111111111111, 15'b111111111111111 } + 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b +000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, + 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_000_000_000_001_000_001_001_001_001_001_001_001, 39'b001_001_001_000_000_001_001_001_00 +1_001_001_001_001, 39'b000_001_001_001_001_101_101_001_001_001_001_001_001 + false + 1 + 8 + 72 + 0 + 1 + 0 + 0 + 2 + 0 + 0 + 0 + 0 + 0 + 0 + {{9{2'b11}}, {3{2'b00}}} + 12'b000000000000 + 1 + 3 + 2 + {13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b01111 +01111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0000101111111, 13'b1110011111111, + 13'b0111101111111 } + { 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b011110_11_11110_01, + 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b000010_11_11111_11, + 15'b111001_11_11111_11, 15'b011111_11_11111_11 } + {12{2'b11}} + FALSE + 1 + { 13'b0000011000000, 13'b0000011000000, 13'b0000011000000, 13'b0000011000000, 13'b0000011000000, 13'b0000 +011000000, 13'b0000011000000, 13'b0000011000000, 13'b0000011000000, 13'b0000101111111, 13'b1110011111111, + 13'b0111111111111 } + 1 + 1 + 4 + 1500 + 2 + 5 + 10 + 60 + 256 + DDR4_SDRAM + 15 + 9 + VCO + 10 + 9 + true + false + 1 + DM_NO_DBI + 72 + false + 0 + No + 10000 + 833 + MTA18ASF2G72PDZ-2G3 + RDIMMs + 1.2V + 4:1 + false + false + Single + 1 + 1500 + 0.84 + no_file_loaded + false + 0 + 0 + 0 + 0 + NONE + phy_ddr4_x8_phy + false + Disable + false + 1 + 1 + false + Phy_Only_Single + false + BFM + Differential + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + NONE + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 0 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/ip_1/phy_ddr4_x8_phy.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/ip_1/phy_ddr4_x8_phy.xml new file mode 100644 index 0000000..67a8803 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/ip_1/phy_ddr4_x8_phy.xml @@ -0,0 +1,4864 @@ + + + xilinx.com + customized_ip + phy_ddr4_x8_phy + 1.0 + + + + sys_clk_p + + in + + + wire + dummy_view + + + + 0 + + + + + + true + + + + + + sys_clk_n + + in + + + wire + dummy_view + + + + 0 + + + + + + true + + + + + + sys_clk_i + + in + + + wire + dummy_view + + + + 0 + + + + + + false + + + + + + mmcm_lock + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + pllGate + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + div_clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + div_clk_rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + riu_clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + riu_clk_rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + pll_lock + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + sys_clk_in + + out + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mmcm_clk_in + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + mcal_ACT_n + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_CAS_n + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_RAS_n + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_WE_n + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_ADR + + in + + 135 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_BA + + in + + 15 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_C + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_CKE + + in + + 15 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_CS_n + + in + + 15 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_ODT + + in + + 15 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_PAR + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_DMOut_n + + in + + 71 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_DQOut + + in + + 575 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_DQSOut + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rden_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rden_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_wrcs0_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_wrcs1_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_wrcs0_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_wrcs1_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rdcs0_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rdcs1_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rdcs0_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_rdcs1_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_odt_upp + + in + + 62 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_odt_low + + in + + 62 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_t_b_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_t_b_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_rd_vref_value + + in + + 62 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_DMOut_n + + in + + 71 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_DQOut + + in + + 575 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_DQSOut + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rden_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rden_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_wrcs0_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_wrcs1_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_wrcs0_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_wrcs1_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rdcs0_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rdcs1_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rdcs0_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_rdcs1_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_odt_upp + + in + + 62 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_odt_low + + in + + 62 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_t_b_low + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_t_b_upp + + in + + 35 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch0_mcal_clb2phy_fifo_rden + + in + + 116 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ch1_mcal_clb2phy_fifo_rden + + in + + 116 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_DMIn_n + + out + + 71 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + mcal_DQIn + + out + + 575 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + phy_ready_riuclk + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + bisc_complete_riuclk + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + phy2clb_rd_dq_bits + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + bisc_byte + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + cal_RESET_n + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + en_vtc_riuclk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ub_rst_out_riuclk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + riu2clb_vld_read_data + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + riu_nibble_8 + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + riu_addr_cal + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + riu2clb_valid_riuclk + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + io_addr_strobe_clb2riu_riuclk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + io_address_riuclk + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + io_write_data_riuclk + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + io_write_strobe_riuclk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + phy2clb_fixdly_rdy_low_riuclk + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + phy2clb_fixdly_rdy_upp_riuclk + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + phy2clb_phy_rdy_upp_riuclk + + in + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + phy2clb_phy_rdy_low_riuclk + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + dbg_bus + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_act_n + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_adr + + out + + 16 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_ba + + out + + 1 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_bg + + out + + 1 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_c + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_cke + + out + + 1 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_odt + + out + + 1 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_parity + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_cs_n + + out + + 1 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_ck_t + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_ck_c + + out + + 0 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_reset_n + + out + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_dm_dbi_n + + inout + + 8 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + mcal_CK_c + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + mcal_CK_t + + in + + 7 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + ddr4_dq + + inout + + 71 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_dqs_c + + inout + + 8 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + ddr4_dqs_t + + inout + + 8 + 0 + + + + std_logic + dummy_view + + + + + + + true + + + + + + mcal_BG + + in + + 15 + 0 + + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + + + C0.ControllerType + ControllerType + DDR4_SDRAM + + + BANK_TYPE + Bank Type + HP_IO + + + ADDR_WIDTH + ADDR WIDTH + 17 + + + BANK_WIDTH + BANK WIDTH + 2 + + + BANK_GROUP_WIDTH + BANK GROUP WIDTH + 2 + + + LR_WIDTH + LR WIDTH + 1 + + + CKE_WIDTH + CKE WIDTH + 2 + + + COLUMN_WIDTH + COLUMN WIDTH + 10 + + + CS_WIDTH + CS WIDTH + 2 + + + ODT_WIDTH + ODT WIDTH + 2 + + + DQ_WIDTH + DQ WIDTH + 72 + + + DQS_WIDTH + DQS WIDTH + 9 + + + DM_WIDTH + DM WIDTH + 9 + + + MR0 + Mode register_0 value + 0 + + + MR2 + Mode register_0 value + 0 + + + tCK + tCK + 1500 + + + tXPR + tXPR + 60 + + + nCK_PER_CLK + nCK PER CLK + 4 + + + tMRD + tMRD + 2 + + + tZQINIT + tZQINIT + 256 + + + MEM_COMP_WIDTH + MEM COMP WIDTH + 8 + + + MEM_DEVICE_WIDTH + MEMORY DEVICE WIDTH + 72 + + + PLL_WIDTH + PLL WIDTH + 3 + + + IOBTYPE + IOBTYPE + 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b +000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, + 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_011_011_011_011_111_111_011_011_011_011_000_011, 39'b000_000_000_000_001_000_001_001_001_001_001_001_001, 39'b001_001_001_000_000_001_001_001_00 +1_001_001_001_001, 39'b000_001_001_001_001_101_101_001_001_001_001_001_001 + + + BYTES + BYTES + 12 + + + DBYTES + DBYTES + 9 + + + PING_PONG_CH1_BYTES_MAP + PING_PONG_CH1_BYTES_MAP + 12'b000000000000 + + + PING_PONG_PHY + PING PONG PHY + 1 + + + RX_DATA_TYPE + RX DATA TYPE + { 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b011110_11_11110_01, + 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b011110_11_11110_01, 15'b000010_11_11111_11, + 15'b111001_11_11111_11, 15'b011111_11_11111_11 } + + + INIT + INIT + { 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, + 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111111111, 15'b111111111110011, + 15'b111111111111111, 15'b111111111111111 } + + + SELF_CALIBRATE + SELF CALIBRATE + {12{2'b11}} + + + TX_OUTPUT_PHASE_90 + TX OUTPUT PHASE 90 + { 13'b0000011000000, 13'b0000011000000, 13'b0000011000000, 13'b0000011000000, 13'b0000011000000, 13'b0000 +011000000, 13'b0000011000000, 13'b0000011000000, 13'b0000011000000, 13'b0000101111111, 13'b1110011111111, + 13'b0111111111111 } + + + RXTX_BITSLICE_EN + RXTX BITSLICE EN + {13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b01111 +01111101, 13'b0111101111101, 13'b0111101111101, 13'b0111101111101, 13'b0000101111111, 13'b1110011111111, + 13'b0111101111111 } + + + EN_OTHER_PN_CLOCK_PARAM + EN OTHER PN CLOCK PARAM + {{9{2'b01}}, {3{2'b00}}} + + + PHY_BYTE_ALLOC_PARAM + PHY BYTE ALLOC PARAM + {{9{2'b11}}, {3{2'b00}}} + + + DATA_BUF_ADDR_WIDTH + DATA BUF ADDR WIDTH + 5 + + + CLKIN_PERIOD + CLKIN PERIOD + 10000 + + + MEM_TYPE + MEM TYPE + 0 + + + AXI_ID_WIDTH + AXI ID WIDTH + 0 + + + AXI_DATA_WIDTH + AXI DATA WIDTH + 0 + + + AXI_ADDR_WIDTH + AXI ADDR WIDTH + 0 + + + USE_DM_PORT + USE DM PORT + 1 + + + BUFG_LOC_1 + BUFG LOC 1 + X0Y70 + + + BUFG_LOC_2 + BUFG LOC 2 + X0Y11 + + + BUFG_DIV_LOC_1 + BUFG DIV LOC 1 + X0Y11 + + + BUFG_DIV_LOC_2 + BUFG DIV LOC 2 + X0Y10 + + + PBLOCK_SLICE_LOC + PBLOCK SLICE LOC + 0 + + + PBLOCK_RAMB36_LOC + PBLOCK RAMB36 LOC + 0 + + + PBLOCK_RAMB18_LOC + PBLOCK RAMB18 LOC + 0 + + + PBLOCK_SLICE_LOC_SC + PBLOCK SLICE LOC SC + 0 + + + PBLOCK_RAMB36_LOC_SC + PBLOCK RAMB36 LOC SC + 0 + + + PBLOCK_RAMB18_LOC_SC + PBLOCK RAMB18 LOC SC + 0 + + + MMCM_IDX_BANK + MMCM IDX BANK + 1 + + + CENTER_BANK_CLOCK_REGION + CENTER BANK CLOCK REGION + 0 + + + CENTER_BANK_MMCME3_ADV_SITE + CENTER BANK MMCME3 ADV SITE + 0 + + + SYSCLK_CENTER_INFO + SYSCLK_CENTER_INFO + FALSE + + + tWR + tWR + 10 + + + tRTP + tRTP + 5 + + + RANK_WIDTH + RANK WIDTH + 2 + + + CK_WIDTH + CK WIDTH + 1 + + + DATABITS_PER_STROBE + DATABITS PER STROBE + 8 + + + USE_CS_PORT + USE CS PORT + 1 + + + CA_MIRROR + CA MIRROR + 1 + + + IS_CUSTOM + IS CUSTOM + false + + + Slot + Slot + 1 + + + + + + phy_ddr4_x8_phy + + + + PHY for DDR4 interfaces for Ultrascale Architecture + + + C0.ControllerType + DDR4_SDRAM + + + IS_FROM_PHY + 1 + + + Phy_Only + Phy_Only_Single + + + No_Controller + 1 + + + Default_Bank_Selections + Default Bank Selections + false + + + Debug_Signal + Disable + + + Simulation_Mode + BFM + + + PARTIAL_RECONFIG_FLOW_MIG + false + + + CLKOUT1_DIVIDE + 0 + + + CLKOUT2_DIVIDE + 0 + + + CLKOUT3_DIVIDE + 0 + + + CLKOUT4_DIVIDE + 0 + + + System_Clock + Differential + + + RECONFIG_XSDB_SAVE_RESTORE + false + + + DIFF_TERM_SYSCLK + false + + + C0.DDR4_TimePeriod + 1500 + + + C0.DDR4_InputClockPeriod + 10000 + + + C0.DDR4_CLKFBOUT_MULT + 15 + + + C0.DDR4_DIVCLK_DIVIDE + 1 + + + C0.DDR4_CLKOUT0_DIVIDE + 9 + + + C0.DDR4_PhyClockRatio + 4:1 + + + C0.DDR4_MemoryType + RDIMMs + + + C0.DDR4_MemoryPart + MTA18ASF2G72PDZ-2G3 + + + C0.DDR4_Slot + Single + + + C0.DDR4_MemoryVoltage + 1.2V + + + C0.DDR4_DataWidth + 72 + + + C0.DDR4_DataMask + DM_NO_DBI + + + C0.DDR4_Ecc + false + + + C0.DDR4_CasLatency + 10 + + + C0.DDR4_CasWriteLatency + 9 + + + C0.DDR4_ChipSelect + true + + + C0.DDR4_isCKEShared + false + + + C0.DDR4_CLKOUTPHY_MODE + CLKOUTPHY MODE + VCO + + + C0.DDR4_HR_MIN_FREQ + High Range Supported frequency + 0 + + + C0.DDR4_MIN_PERIOD + Memory Min Period + 833 + + + C0.DDR4_IS_FASTER_SPEED_RAM + Indicates Faster Speed RAM Support + No + + + C0.DDR4_VrefVoltage + Vref Voltage + 0.84 + + + C0.DDR4_customPartAbsPath + no_file_loaded + + + C0.DDR4_StackHeight + 1 + + + CUSTOM_PART_ATTRIBUTES + NONE + + + C0.DDR4_SELF_REFRESH + false + + + C0.DDR4_SAVE_RESTORE + false + + + C0.DDR4_Clamshell + false + + + c0_dq_0 + NONE + + + c0_dq_1 + NONE + + + c0_dq_2 + NONE + + + c0_dq_3 + NONE + + + c0_dq_4 + NONE + + + c0_dq_5 + NONE + + + c0_dq_6 + NONE + + + c0_dq_7 + NONE + + + c0_dq_8 + NONE + + + c0_dq_9 + NONE + + + c0_dq_10 + NONE + + + c0_dq_11 + NONE + + + c0_dq_12 + NONE + + + c0_dq_13 + NONE + + + c0_dq_14 + NONE + + + c0_dq_15 + NONE + + + c0_dq_16 + NONE + + + c0_dq_17 + NONE + + + c0_dq_18 + NONE + + + c0_dq_19 + NONE + + + c0_dq_20 + NONE + + + c0_dq_21 + NONE + + + c0_dq_22 + NONE + + + c0_dq_23 + NONE + + + c0_dq_24 + NONE + + + c0_dq_25 + NONE + + + c0_dq_26 + NONE + + + c0_dq_27 + NONE + + + c0_dq_28 + NONE + + + c0_dq_29 + NONE + + + c0_dq_30 + NONE + + + c0_dq_31 + NONE + + + c0_dq_32 + NONE + + + c0_dq_33 + NONE + + + c0_dq_34 + NONE + + + c0_dq_35 + NONE + + + c0_dq_36 + NONE + + + c0_dq_37 + NONE + + + c0_dq_38 + NONE + + + c0_dq_39 + NONE + + + c0_dq_40 + NONE + + + c0_dq_41 + NONE + + + c0_dq_42 + NONE + + + c0_dq_43 + NONE + + + c0_dq_44 + NONE + + + c0_dq_45 + NONE + + + c0_dq_46 + NONE + + + c0_dq_47 + NONE + + + c0_dq_48 + NONE + + + c0_dq_49 + NONE + + + c0_dq_50 + NONE + + + c0_dq_51 + NONE + + + c0_dq_52 + NONE + + + c0_dq_53 + NONE + + + c0_dq_54 + NONE + + + c0_dq_55 + NONE + + + c0_dq_56 + NONE + + + c0_dq_57 + NONE + + + c0_dq_58 + NONE + + + c0_dq_59 + NONE + + + c0_dq_60 + NONE + + + c0_dq_61 + NONE + + + c0_dq_62 + NONE + + + c0_dq_63 + NONE + + + c0_dq_64 + NONE + + + c0_dq_65 + NONE + + + c0_dq_66 + NONE + + + c0_dq_67 + NONE + + + c0_dq_68 + NONE + + + c0_dq_69 + NONE + + + c0_dq_70 + NONE + + + c0_dq_71 + NONE + + + c0_dq_72 + NONE + + + c0_dq_73 + NONE + + + c0_dq_74 + NONE + + + c0_dq_75 + NONE + + + c0_dq_76 + NONE + + + c0_dq_77 + NONE + + + c0_dq_78 + NONE + + + c0_dq_79 + NONE + + + c0_dq_80 + NONE + + + c0_dq_81 + NONE + + + c0_dq_82 + NONE + + + c0_dq_83 + NONE + + + c0_dq_84 + NONE + + + c0_dq_85 + NONE + + + c0_dq_86 + NONE + + + c0_dq_87 + NONE + + + c0_dq_88 + NONE + + + c0_dq_89 + NONE + + + c0_dq_90 + NONE + + + c0_dq_91 + NONE + + + c0_dq_92 + NONE + + + c0_dq_93 + NONE + + + c0_dq_94 + NONE + + + c0_dq_95 + NONE + + + c0_dq_96 + NONE + + + c0_dq_97 + NONE + + + c0_dq_98 + NONE + + + c0_dq_99 + NONE + + + c0_dq_100 + NONE + + + c0_dq_101 + NONE + + + c0_dq_102 + NONE + + + c0_dq_103 + NONE + + + c0_dq_104 + NONE + + + c0_dq_105 + NONE + + + c0_dq_106 + NONE + + + c0_dq_107 + NONE + + + c0_dq_108 + NONE + + + c0_dq_109 + NONE + + + c0_dq_110 + NONE + + + c0_dq_111 + NONE + + + c0_dq_112 + NONE + + + c0_dq_113 + NONE + + + c0_dq_114 + NONE + + + c0_dq_115 + NONE + + + c0_dq_116 + NONE + + + c0_dq_117 + NONE + + + c0_dq_118 + NONE + + + c0_dq_119 + NONE + + + c0_dq_120 + NONE + + + c0_dq_121 + NONE + + + c0_dq_122 + NONE + + + c0_dq_123 + NONE + + + c0_dq_124 + NONE + + + c0_dq_125 + NONE + + + c0_dq_126 + NONE + + + c0_dq_127 + NONE + + + c0_dq_128 + NONE + + + c0_dq_129 + NONE + + + c0_dq_130 + NONE + + + c0_dq_131 + NONE + + + c0_dq_132 + NONE + + + c0_dq_133 + NONE + + + c0_dq_134 + NONE + + + c0_dq_135 + NONE + + + c0_dq_136 + NONE + + + c0_dq_137 + NONE + + + c0_dq_138 + NONE + + + c0_dq_139 + NONE + + + c0_dq_140 + NONE + + + c0_dq_141 + NONE + + + c0_dq_142 + NONE + + + c0_dq_143 + NONE + + + c0_adr_0 + NONE + + + c0_adr_1 + NONE + + + c0_adr_2 + NONE + + + c0_adr_3 + NONE + + + c0_adr_4 + NONE + + + c0_adr_5 + NONE + + + c0_adr_6 + NONE + + + c0_adr_7 + NONE + + + c0_adr_8 + NONE + + + c0_adr_9 + NONE + + + c0_adr_10 + NONE + + + c0_adr_11 + NONE + + + c0_adr_12 + NONE + + + c0_adr_13 + NONE + + + c0_adr_14 + NONE + + + c0_adr_15 + NONE + + + c0_adr_16 + NONE + + + c0_adr_17 + NONE + + + c0_adr_18 + NONE + + + c0_adr_19 + NONE + + + c0_adr_20 + NONE + + + c0_adr_21 + NONE + + + c0_addr_0 + NONE + + + c0_addr_1 + NONE + + + c0_addr_2 + NONE + + + c0_addr_3 + NONE + + + c0_addr_4 + NONE + + + c0_addr_5 + NONE + + + c0_addr_6 + NONE + + + c0_addr_7 + NONE + + + c0_addr_8 + NONE + + + c0_addr_9 + NONE + + + c0_addr_10 + NONE + + + c0_addr_11 + NONE + + + c0_addr_12 + NONE + + + c0_addr_13 + NONE + + + c0_addr_14 + NONE + + + c0_addr_15 + NONE + + + c0_addr_16 + NONE + + + c0_addr_17 + NONE + + + c0_addr_18 + NONE + + + c0_addr_19 + NONE + + + c0_addr_20 + NONE + + + c0_addr_21 + NONE + + + c0_dm_0 + NONE + + + c0_dm_1 + NONE + + + c0_dm_2 + NONE + + + c0_dm_3 + NONE + + + c0_dm_4 + NONE + + + c0_dm_5 + NONE + + + c0_dm_6 + NONE + + + c0_dm_7 + NONE + + + c0_dm_8 + NONE + + + c0_dm_9 + NONE + + + c0_dm_10 + NONE + + + c0_dm_11 + NONE + + + c0_dm_12 + NONE + + + c0_dm_13 + NONE + + + c0_dm_14 + NONE + + + c0_dm_15 + NONE + + + c0_dm_16 + NONE + + + c0_dm_17 + NONE + + + c0_dm_18 + NONE + + + c0_dm_19 + NONE + + + c0_dm_20 + NONE + + + c0_dm_21 + NONE + + + c0_dm_22 + NONE + + + c0_dm_23 + NONE + + + c0_dm_24 + NONE + + + c0_dm_25 + NONE + + + c0_dm_26 + NONE + + + c0_dm_27 + NONE + + + c0_dm_28 + NONE + + + c0_dm_29 + NONE + + + c0_dm_30 + NONE + + + c0_dm_31 + NONE + + + c0_dm_32 + NONE + + + c0_dm_33 + NONE + + + c0_dm_34 + NONE + + + c0_dm_35 + NONE + + + c0_dm_dbi_n_0 + NONE + + + c0_dm_dbi_n_1 + NONE + + + c0_dm_dbi_n_2 + NONE + + + c0_dm_dbi_n_3 + NONE + + + c0_dm_dbi_n_4 + NONE + + + c0_dm_dbi_n_5 + NONE + + + c0_dm_dbi_n_6 + NONE + + + c0_dm_dbi_n_7 + NONE + + + c0_dm_dbi_n_8 + NONE + + + c0_dm_dbi_n_9 + NONE + + + c0_dm_dbi_n_10 + NONE + + + c0_dm_dbi_n_11 + NONE + + + c0_dm_dbi_n_12 + NONE + + + c0_dm_dbi_n_13 + NONE + + + c0_dm_dbi_n_14 + NONE + + + c0_dm_dbi_n_15 + NONE + + + c0_dm_dbi_n_16 + NONE + + + c0_dm_dbi_n_17 + NONE + + + c0_dm_dbi_n_18 + NONE + + + c0_dm_dbi_n_19 + NONE + + + c0_dm_dbi_n_20 + NONE + + + c0_dm_dbi_n_21 + NONE + + + c0_dm_dbi_n_22 + NONE + + + c0_dm_dbi_n_23 + NONE + + + c0_dm_dbi_n_24 + NONE + + + c0_dm_dbi_n_25 + NONE + + + c0_dm_dbi_n_26 + NONE + + + c0_dm_dbi_n_27 + NONE + + + c0_dm_dbi_n_28 + NONE + + + c0_dm_dbi_n_29 + NONE + + + c0_dm_dbi_n_30 + NONE + + + c0_dm_dbi_n_31 + NONE + + + c0_dm_dbi_n_32 + NONE + + + c0_dm_dbi_n_33 + NONE + + + c0_dm_dbi_n_34 + NONE + + + c0_dm_dbi_n_35 + NONE + + + c0_dqs_t_0 + NONE + + + c0_dqs_t_1 + NONE + + + c0_dqs_t_2 + NONE + + + c0_dqs_t_3 + NONE + + + c0_dqs_t_4 + NONE + + + c0_dqs_t_5 + NONE + + + c0_dqs_t_6 + NONE + + + c0_dqs_t_7 + NONE + + + c0_dqs_t_8 + NONE + + + c0_dqs_t_9 + NONE + + + c0_dqs_t_10 + NONE + + + c0_dqs_t_11 + NONE + + + c0_dqs_t_12 + NONE + + + c0_dqs_t_13 + NONE + + + c0_dqs_t_14 + NONE + + + c0_dqs_t_15 + NONE + + + c0_dqs_t_16 + NONE + + + c0_dqs_t_17 + NONE + + + c0_dqs_t_18 + NONE + + + c0_dqs_t_19 + NONE + + + c0_dqs_t_20 + NONE + + + c0_dqs_t_21 + NONE + + + c0_dqs_t_22 + NONE + + + c0_dqs_t_23 + NONE + + + c0_dqs_t_24 + NONE + + + c0_dqs_t_25 + NONE + + + c0_dqs_t_26 + NONE + + + c0_dqs_t_27 + NONE + + + c0_dqs_t_28 + NONE + + + c0_dqs_t_29 + NONE + + + c0_dqs_t_30 + NONE + + + c0_dqs_t_31 + NONE + + + c0_dqs_t_32 + NONE + + + c0_dqs_t_33 + NONE + + + c0_dqs_t_34 + NONE + + + c0_dqs_t_35 + NONE + + + c0_dqs_c_0 + NONE + + + c0_dqs_c_1 + NONE + + + c0_dqs_c_2 + NONE + + + c0_dqs_c_3 + NONE + + + c0_dqs_c_4 + NONE + + + c0_dqs_c_5 + NONE + + + c0_dqs_c_6 + NONE + + + c0_dqs_c_7 + NONE + + + c0_dqs_c_8 + NONE + + + c0_dqs_c_9 + NONE + + + c0_dqs_c_10 + NONE + + + c0_dqs_c_11 + NONE + + + c0_dqs_c_12 + NONE + + + c0_dqs_c_13 + NONE + + + c0_dqs_c_14 + NONE + + + c0_dqs_c_15 + NONE + + + c0_dqs_c_16 + NONE + + + c0_dqs_c_17 + NONE + + + c0_dqs_c_18 + NONE + + + c0_dqs_c_19 + NONE + + + c0_dqs_c_20 + NONE + + + c0_dqs_c_21 + NONE + + + c0_dqs_c_22 + NONE + + + c0_dqs_c_23 + NONE + + + c0_dqs_c_24 + NONE + + + c0_dqs_c_25 + NONE + + + c0_dqs_c_26 + NONE + + + c0_dqs_c_27 + NONE + + + c0_dqs_c_28 + NONE + + + c0_dqs_c_29 + NONE + + + c0_dqs_c_30 + NONE + + + c0_dqs_c_31 + NONE + + + c0_dqs_c_32 + NONE + + + c0_dqs_c_33 + NONE + + + c0_dqs_c_34 + NONE + + + c0_dqs_c_35 + NONE + + + c0_dqs_n_0 + NONE + + + c0_dqs_n_1 + NONE + + + c0_dqs_n_2 + NONE + + + c0_dqs_n_3 + NONE + + + c0_dqs_n_4 + NONE + + + c0_dqs_n_5 + NONE + + + c0_dqs_n_6 + NONE + + + c0_dqs_n_7 + NONE + + + c0_dqs_n_8 + NONE + + + c0_dqs_n_9 + NONE + + + c0_dqs_n_10 + NONE + + + c0_dqs_n_11 + NONE + + + c0_dqs_n_12 + NONE + + + c0_dqs_n_13 + NONE + + + c0_dqs_n_14 + NONE + + + c0_dqs_n_15 + NONE + + + c0_dqs_n_16 + NONE + + + c0_dqs_n_17 + NONE + + + c0_dqs_n_18 + NONE + + + c0_dqs_n_19 + NONE + + + c0_dqs_n_20 + NONE + + + c0_dqs_n_21 + NONE + + + c0_dqs_n_22 + NONE + + + c0_dqs_n_23 + NONE + + + c0_dqs_n_24 + NONE + + + c0_dqs_n_25 + NONE + + + c0_dqs_n_26 + NONE + + + c0_dqs_n_27 + NONE + + + c0_dqs_n_28 + NONE + + + c0_dqs_n_29 + NONE + + + c0_dqs_n_30 + NONE + + + c0_dqs_n_31 + NONE + + + c0_dqs_n_32 + NONE + + + c0_dqs_n_33 + NONE + + + c0_dqs_n_34 + NONE + + + c0_dqs_n_35 + NONE + + + c0_dqs_p_0 + NONE + + + c0_dqs_p_1 + NONE + + + c0_dqs_p_2 + NONE + + + c0_dqs_p_3 + NONE + + + c0_dqs_p_4 + NONE + + + c0_dqs_p_5 + NONE + + + c0_dqs_p_6 + NONE + + + c0_dqs_p_7 + NONE + + + c0_dqs_p_8 + NONE + + + c0_dqs_p_9 + NONE + + + c0_dqs_p_10 + NONE + + + c0_dqs_p_11 + NONE + + + c0_dqs_p_12 + NONE + + + c0_dqs_p_13 + NONE + + + c0_dqs_p_14 + NONE + + + c0_dqs_p_15 + NONE + + + c0_dqs_p_16 + NONE + + + c0_dqs_p_17 + NONE + + + c0_dqs_p_18 + NONE + + + c0_dqs_p_19 + NONE + + + c0_dqs_p_20 + NONE + + + c0_dqs_p_21 + NONE + + + c0_dqs_p_22 + NONE + + + c0_dqs_p_23 + NONE + + + c0_dqs_p_24 + NONE + + + c0_dqs_p_25 + NONE + + + c0_dqs_p_26 + NONE + + + c0_dqs_p_27 + NONE + + + c0_dqs_p_28 + NONE + + + c0_dqs_p_29 + NONE + + + c0_dqs_p_30 + NONE + + + c0_dqs_p_31 + NONE + + + c0_dqs_p_32 + NONE + + + c0_dqs_p_33 + NONE + + + c0_dqs_p_34 + NONE + + + c0_dqs_p_35 + NONE + + + c0_ba_0 + NONE + + + c0_ba_1 + NONE + + + c0_ba_2 + NONE + + + c0_ba_3 + NONE + + + c0_bg_0 + NONE + + + c0_bg_1 + NONE + + + c0_bg_2 + NONE + + + c0_c_0 + NONE + + + c0_c_1 + NONE + + + c0_c_2 + NONE + + + c0_cke_0 + NONE + + + c0_cke_1 + NONE + + + c0_cke_2 + NONE + + + c0_cke_3 + NONE + + + c0_ck_p_0 + NONE + + + c0_ck_p_1 + NONE + + + c0_ck_p_2 + NONE + + + c0_ck_p_3 + NONE + + + c0_ck_n_0 + NONE + + + c0_ck_n_1 + NONE + + + c0_ck_n_2 + NONE + + + c0_ck_n_3 + NONE + + + c0_cs_n_0 + NONE + + + c0_cs_n_1 + NONE + + + c0_cs_n_2 + NONE + + + c0_cs_n_3 + NONE + + + c0_odt_0 + NONE + + + c0_odt_1 + NONE + + + c0_odt_2 + NONE + + + c0_odt_3 + NONE + + + c0_ck_t_0 + NONE + + + c0_ck_t_1 + NONE + + + c0_ck_t_2 + NONE + + + c0_ck_t_3 + NONE + + + c0_ck_c_0 + NONE + + + c0_ck_c_1 + NONE + + + c0_ck_c_2 + NONE + + + c0_ck_c_3 + NONE + + + c0_reset_n + NONE + + + c0_act_n + NONE + + + c0_ras_n + NONE + + + c0_cas_n + NONE + + + c0_we_n + NONE + + + c0_parity + NONE + + + c0_ck_p + NONE + + + c0_ck_n + NONE + + + c0_cs_n + NONE + + + sys_rst + NONE + + + c0_sys_clk_n + NONE + + + c0_sys_clk_p + NONE + + + c0_data_compare_error + NONE + + + c0_init_calib_complete + NONE + + + Component_Name + phy_ddr4_x8_phy + + + + + DDR4 SDRAM PHY IP + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/phy_ddr4_x8.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/phy_ddr4_x8.xci new file mode 100644 index 0000000..ad1b381 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/phy_ddr4_x8.xci @@ -0,0 +1,401 @@ + + + xilinx.com + xci + unknown + 1.0 + + + phy_ddr4_x8 + + + + + + + + + + + + + + + TDM + 8 + false + 11 + 11 + true + + true + 8 + + COMPONENTS + ROW_COLUMN_BANK + Single + 1250 + + 1 + 0 + 0 + 0 + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + false + 100000000 + + + + 100000000 + 0.000 + 31 + 576 + 72 + X0Y11 + X0Y10 + X0Y70 + X0Y11 + 0 + 0 + DDR4_SDRAM + 17 + 0 + 0 + 32 + 64 + 4 + 2 + 2 + 0 + 0 + 1 + 2 + 1 + 0 + 15 + 10000 + 9 + 0 + VCO + 10 + 8Gb + 31 + 2 + 0 + 0 + 8 + 9 + 0 + 938 + 1 + 9 + 9 + 72 + 0 + 1.2V + false + No + 1600 + 0 + 0 + MTA18ASF2G72PDZ-2G3 + RDIMMs + 8 + 16GB + 8 + 8192 + 72 + 17179869184 + 833 + DDR4_833_Timing + 0 + 0 + 2 + 0 + 2 + 16 + 0 + 0 + 083 + 1 + 1 + 166500000 + 1 + 1 + 0.84 + 0 + 4 + 2 + 5 + 1500 + 0 + 14 + 16 + 2 + 22 + 10 + 5200 + 234 + 80 + 10 + + 4 + 3 + 4 + 5 + 10 + + 5 + 2 + 60 + 128 + 0 + 256 + DDR4 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + FALSE + 10000 + 0 + 0 + 0 + 0 + 0 + 0 + NONE + Disable + 1 + 0.0 + 0 + 0.0 + 0 + 0.0 + 0 + 0.0 + 0 + 1 + 0 + None + None + None + None + 0 + 17 + 2 + 2 + 1 + 2 + DDR4_SDRAM + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + false + false + 32 + RD_PRI_REG + 64 + 4 + false + false + 0 + 0 + 0 + 0 + 8 + Sequential + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 15 + 9 + 0 + 0 + 0 + 0 + 512 + 10 + 9 + true + false + no_file_loaded + 1 + DM_NO_DBI + 72 + false + 10000 + 0 + 0 + false + ROW_COLUMN_BANK + MainMemory + MTA18ASF2G72PDZ-2G3 + RDIMMs + 1.2V + 0 + 0 + 0 + 0 + RZQ/6 + Normal + RZQ/7 + 0 + 4:1 + false + false + Single + false + 1500 + false + false + false + 1 + false + 2 + 1 + Custom + Custom + false + phy_ddr4_x8 + false + false + Disable + false + true + SIMPLE_TG + OFF + false + 1 + false + 1 + false + 1 + Phy_Only_Single + false + Custom + Differential + false + BFM + Differential + false + false + false + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 5 + TRUE + . + + . + 2018.2 + OUT_OF_CONTEXT + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/phy_ddr4_x8.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/phy_ddr4_x8.xml new file mode 100644 index 0000000..8b780fb --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/phy_ddr4_x8/phy_ddr4_x8.xml @@ -0,0 +1,8591 @@ + + + xilinx.com + customized_ip + phy_ddr4_x8 + 1.0 + + + C0_SYS_CLK + + + + true + + + + CLK_N + + + c0_sys_clk_n + + + + + CLK_P + + + c0_sys_clk_p + + + + + + BOARD.ASSOCIATED_PARAM + C0_CLOCK_BOARD_INTERFACE + + + CAN_DEBUG + false + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + + + + true + + + + + + C0_SYS_CLK_I + + + + true + + + + CLK + + + c0_sys_clk_i + + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + C0_DDR4 + + + + true + + + + ACT_N + + + c0_ddr4_act_n + + + + + ADR + + + c0_ddr4_adr + + + + + BA + + + c0_ddr4_ba + + + + + BG + + + c0_ddr4_bg + + + + + C_ID + + + c0_ddr4_c + + + + + CK_C + + + c0_ddr4_ck_c + + + + + CK_T + + + c0_ddr4_ck_t + + + + + CKE + + + c0_ddr4_cke + + + + + CS_N + + + c0_ddr4_cs_n + + + + + DM_N + + + c0_ddr4_dm_dbi_n + + + + + DQ + + + c0_ddr4_dq + + + + + DQS_C + + + c0_ddr4_dqs_c + + + + + DQS_T + + + c0_ddr4_dqs_t + + + + + ODT + + + c0_ddr4_odt + + + + + PAR + + + c0_ddr4_parity + + + + + RESET_N + + + c0_ddr4_reset_n + + + + + + BOARD.ASSOCIATED_PARAM + C0_DDR4_BOARD_INTERFACE + + + CAN_DEBUG + false + + + none + + + + + TIMEPERIOD_PS + 1250 + + + none + + + + + MEMORY_TYPE + COMPONENTS + + + none + + + + + MEMORY_PART + + + + none + + + + + DATA_WIDTH + 8 + + + none + + + + + CS_ENABLED + true + + + none + + + + + DATA_MASK_ENABLED + true + + + none + + + + + SLOT + Single + + + none + + + + + CUSTOM_PARTS + + + + none + + + + + MEM_ADDR_MAP + ROW_COLUMN_BANK + + + none + + + + + BURST_LENGTH + 8 + + + none + + + + + AXI_ARBITRATION_SCHEME + TDM + + + none + + + + + CAS_LATENCY + 11 + + + none + + + + + CAS_WRITE_LATENCY + 11 + + + none + + + + + + + + false + + + + + + C0_DDR4_APP + + + + true + + + + APP_ADDR + + + c0_ddr4_app_addr + + + + + APP_AUTOPRECHARGE + + + c0_ddr4_app_autoprecharge + + + + + APP_CMD + + + c0_ddr4_app_cmd + + + + + APP_CORRECT_EN_I + + + c0_ddr4_app_correct_en_i + + + + + APP_DBG_OUT + + + c0_ddr4_app_dbg_out + + + + + APP_EN + + + c0_ddr4_app_en + + + + + APP_HI_PRI + + + c0_ddr4_app_hi_pri + + + + + APP_MEM_INIT_SKIP + + + c0_ddr4_app_mem_init_skip + + + + + APP_RD_DATA + + + c0_ddr4_app_rd_data + + + + + APP_RD_DATA_END + + + c0_ddr4_app_rd_data_end + + + + + APP_RD_DATA_VALID + + + c0_ddr4_app_rd_data_valid + + + + + APP_RDY + + + c0_ddr4_app_rdy + + + + + APP_REF_ACK + + + c0_ddr4_app_ref_ack + + + + + APP_REF_REQ + + + c0_ddr4_app_ref_req + + + + + APP_RESTORE_COMPLETE + + + c0_ddr4_app_restore_complete + + + + + APP_RESTORE_EN + + + c0_ddr4_app_restore_en + + + + + APP_SAVE_ACK + + + c0_ddr4_app_save_ack + + + + + APP_SAVE_REQ + + + c0_ddr4_app_save_req + + + + + APP_SREF_ACK + + + c0_ddr4_app_sref_ack + + + + + APP_SREF_REQ + + + c0_ddr4_app_sref_req + + + + + APP_WDF_END + + + c0_ddr4_app_wdf_end + + + + + APP_WDF_MASK + + + c0_ddr4_app_wdf_mask + + + + + APP_WDF_WREN + + + c0_ddr4_app_wdf_wren + + + + + APP_WDR_DATA + + + c0_ddr4_app_wdf_data + + + + + APP_WDR_RDY + + + c0_ddr4_app_wdf_rdy + + + + + APP_XSDB_ADDR + + + c0_ddr4_app_xsdb_addr + + + + + APP_XSDB_RD_DATA + + + c0_ddr4_app_xsdb_rd_data + + + + + APP_XSDB_RD_EN + + + c0_ddr4_app_xsdb_rd_en + + + + + APP_XSDB_RDY + + + c0_ddr4_app_xsdb_rdy + + + + + APP_XSDB_SEL + + + c0_ddr4_app_xsdb_select + + + + + APP_XSDB_WR_DATA + + + c0_ddr4_app_xsdb_wr_data + + + + + APP_XSDB_WR_EN + + + c0_ddr4_app_xsdb_wr_en + + + + + APP_zq_ack + + + c0_ddr4_app_zq_ack + + + + + APP_ZQ_REQ + + + c0_ddr4_app_zq_req + + + + + + + false + + + + + + C0_DDR4_ATG + + + + true + + + + TRAFFIC_CLR_ERR + + + traffic_clr_error + + + + + TRAFFIC_ERR + + + traffic_error + + + + + TRAFFIC_ERR_BIT_VAL + + + traffic_status_err_bit_valid + + + + + TRAFFIC_ERR_CHK_EN + + + traffic_err_chk_en + + + + + TRAFFIC_INSTR_ADDR_MODE + + + traffic_instr_addr_mode + + + + + TRAFFIC_INSTR_DATA_MODE + + + traffic_instr_data_mode + + + + + TRAFFIC_INSTR_ITER_NUM + + + traffic_instr_num_of_iter + + + + + TRAFFIC_INSTR_NXT_INSTR + + + traffic_instr_nxt_instr + + + + + TRAFFIC_INSTR_RW_MODE + + + traffic_instr_rw_mode + + + + + TRAFFIC_INSTR_RW_SUBMODE + + + traffic_instr_rw_submode + + + + + TRAFFIC_RST + + + traffic_rst + + + + + TRAFFIC_START + + + traffic_start + + + + + TRAFFIC_STATUS_DONE + + + traffic_status_done + + + + + TRAFFIC_STATUS_ERR_TY + + + traffic_status_err_type + + + + + TRAFFIC_STATUS_ERR_TYPE_VAL + + + traffic_status_err_type_valid + + + + + TRAFFIC_STATUS_WD_HANG + + + traffic_status_watch_dog_hang + + + + + TRAFFIC_WR_DONE + + + traffic_wr_done + + + + + WIN_START + + + win_start + + + + + WIN_STATUS + + + win_status + + + + + + + false + + + + + + C0_DDR4_S_AXI_CTRL + + + + + + true + + + + ARADDR + + + c0_ddr4_s_axi_ctrl_araddr + + + + + ARREADY + + + c0_ddr4_s_axi_ctrl_arready + + + + + ARVALID + + + c0_ddr4_s_axi_ctrl_arvalid + + + + + AWADDR + + + c0_ddr4_s_axi_ctrl_awaddr + + + + + AWREADY + + + c0_ddr4_s_axi_ctrl_awready + + + + + AWVALID + + + c0_ddr4_s_axi_ctrl_awvalid + + + + + BREADY + + + c0_ddr4_s_axi_ctrl_bready + + + + + BRESP + + + c0_ddr4_s_axi_ctrl_bresp + + + + + BVALID + + + c0_ddr4_s_axi_ctrl_bvalid + + + + + RDATA + + + c0_ddr4_s_axi_ctrl_rdata + + + + + RREADY + + + c0_ddr4_s_axi_ctrl_rready + + + + + RRESP + + + c0_ddr4_s_axi_ctrl_rresp + + + + + RVALID + + + c0_ddr4_s_axi_ctrl_rvalid + + + + + WDATA + + + c0_ddr4_s_axi_ctrl_wdata + + + + + WREADY + + + c0_ddr4_s_axi_ctrl_wready + + + + + WVALID + + + c0_ddr4_s_axi_ctrl_wvalid + + + + + + FREQ_HZ + 1.665e+08 + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + C0_DDR4_S_AXI + + + + + + true + + + + ARADDR + + + c0_ddr4_s_axi_araddr + + + + + ARBURST + + + c0_ddr4_s_axi_arburst + + + + + ARCACHE + + + c0_ddr4_s_axi_arcache + + + + + ARID + + + c0_ddr4_s_axi_arid + + + + + ARLEN + + + c0_ddr4_s_axi_arlen + + + + + ARLOCK + + + c0_ddr4_s_axi_arlock + + + + + ARPROT + + + c0_ddr4_s_axi_arprot + + + + + ARQOS + + + c0_ddr4_s_axi_arqos + + + + + ARREADY + + + c0_ddr4_s_axi_arready + + + + + ARSIZE + + + c0_ddr4_s_axi_arsize + + + + + ARVALID + + + c0_ddr4_s_axi_arvalid + + + + + AWADDR + + + c0_ddr4_s_axi_awaddr + + + + + AWBURST + + + c0_ddr4_s_axi_awburst + + + + + AWCACHE + + + c0_ddr4_s_axi_awcache + + + + + AWID + + + c0_ddr4_s_axi_awid + + + + + AWLEN + + + c0_ddr4_s_axi_awlen + + + + + AWLOCK + + + c0_ddr4_s_axi_awlock + + + + + AWPROT + + + c0_ddr4_s_axi_awprot + + + + + AWQOS + + + c0_ddr4_s_axi_awqos + + + + + AWREADY + + + c0_ddr4_s_axi_awready + + + + + AWSIZE + + + c0_ddr4_s_axi_awsize + + + + + AWVALID + + + c0_ddr4_s_axi_awvalid + + + + + BID + + + c0_ddr4_s_axi_bid + + + + + BREADY + + + c0_ddr4_s_axi_bready + + + + + BRESP + + + c0_ddr4_s_axi_bresp + + + + + BVALID + + + c0_ddr4_s_axi_bvalid + + + + + RDATA + + + c0_ddr4_s_axi_rdata + + + + + RID + + + c0_ddr4_s_axi_rid + + + + + RLAST + + + c0_ddr4_s_axi_rlast + + + + + RREADY + + + c0_ddr4_s_axi_rready + + + + + RRESP + + + c0_ddr4_s_axi_rresp + + + + + RVALID + + + c0_ddr4_s_axi_rvalid + + + + + WDATA + + + c0_ddr4_s_axi_wdata + + + + + WLAST + + + c0_ddr4_s_axi_wlast + + + + + WREADY + + + c0_ddr4_s_axi_wready + + + + + WSTRB + + + c0_ddr4_s_axi_wstrb + + + + + WVALID + + + c0_ddr4_s_axi_wvalid + + + + + + FREQ_HZ + 1.665e+08 + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + C0_DDR4_ARESETN + + + + true + + + + RST + + + c0_ddr4_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + + false + + + + + + C0_DDR4_RESET + + + + true + + + + RST + + + c0_ddr4_ui_clk_sync_rst + + + + + + POLARITY + ACTIVE_HIGH + + + + + + true + + + + + + C0_DDR4_CLOCK + + + + true + + + + CLK + + + c0_ddr4_ui_clk + + + + + + FREQ_HZ + 1.665e+08 + + + PHASE + 0.00 + + + ASSOCIATED_BUSIF + C0_DDR4_S_AXI:C0_DDR4_S_AXI_CTRL + + + ASSOCIATED_RESET + c0_ddr4_aresetn:c0_ddr4_ui_clk_sync_rst + + + CLK_DOMAIN + + + + none + + + + + + + + true + + + + + + ADDN_UI_CLKOUT1 + + + + true + + + + CLK + + + addn_ui_clkout1 + + + + + + FREQ_HZ + 0 + + + PHASE + 0 + + + ASSOCIATED_ASYNC_RESET + c0_aresetn + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + ADDN_UI_CLKOUT2 + + + + true + + + + CLK + + + addn_ui_clkout2 + + + + + + FREQ_HZ + 0 + + + PHASE + 0 + + + ASSOCIATED_ASYNC_RESET + c0_aresetn + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + ADDN_UI_CLKOUT3 + + + + true + + + + CLK + + + addn_ui_clkout3 + + + + + + FREQ_HZ + 0 + + + PHASE + 0 + + + ASSOCIATED_ASYNC_RESET + c0_aresetn + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + ADDN_UI_CLKOUT4 + + + + true + + + + CLK + + + addn_ui_clkout4 + + + + + + FREQ_HZ + 0 + + + PHASE + 0 + + + ASSOCIATED_ASYNC_RESET + c0_aresetn + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + SYSTEM_RESET + + + + true + + + + RST + + + sys_rst + + + + + + POLARITY + ACTIVE_HIGH + + + BOARD.ASSOCIATED_PARAM + RESET_BOARD_INTERFACE + + + + + + + C0_DDR4_MEMORY_MAP + + C0_DDR4_ADDRESS_BLOCK + 0 + 17179869184 + 32 + memory + read-write + + + + false + + + + + + + C0_DDR4_MEMORY_MAP_CTRL + + C0_REG + 0 + 4096 + 32 + register + read-write + + + + false + + + + + + + + + + xilinx_elaborateports + Elaborate Ports + :vivado.xilinx.com:elaborate.ports + + + outputProductCRC + 8:ad5003ce + + + + + xilinx_elaboratesubcores + Elaborate Sub-Cores + :vivado.xilinx.com:elaborate.subcores + + xilinx_elaboratesubcores_view_fileset + + + + outputProductCRC + 8:ad5003ce + + + + + + + c0_init_calib_complete + + out + + + wire + xilinx_elaborateports + + + + + + + true + + + + + + dbg_clk + + out + + + wire + xilinx_elaborateports + + + + + + + true + + + + + + c0_sys_clk_p + + in + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + c0_sys_clk_n + + in + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + c0_sys_clk_i + + in + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_rd_data_cmp + + out + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_expected_data + + out + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cal_seq + + out + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cal_seq_cnt + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cal_seq_rd_cnt + + out + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_rd_valid + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + dbg_cmp_byte + + out + + 5 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_rd_data + + out + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cplx_config + + out + + 15 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_cplx_status + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_io_address + + out + + 27 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_pllGate + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + dbg_phy2clb_fixdly_rdy_low + + out + + 19 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_phy2clb_fixdly_rdy_upp + + out + + 19 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_phy2clb_phy_rdy_low + + out + + 19 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_phy2clb_phy_rdy_upp + + out + + 19 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + cal_r0_status + + out + + 127 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + cal_post_status + + out + + 8 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dbg_bus + + out + + 511 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + c0_ddr4_ecc_err_addr + + out + + 51 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_ecc_single + + out + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_ecc_multiple + + out + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_adr + + out + + 16 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_ba + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_cke + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_cs_n + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_dm_dbi_n + + inout + + 8 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_dq + + inout + + 71 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_dqs_c + + inout + + 8 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_dqs_t + + inout + + 8 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_odt + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_parity + + out + + + std_logic + xilinx_elaborateports + + + + + + + true + + + + + + c0_ddr4_bg + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_c + + out + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_reset_n + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_act_n + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_ck_c + + out + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_ck_t + + out + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_ui_clk + + out + + + std_logic + xilinx_elaborateports + + + + + + + true + + + + + + c0_ddr4_ui_clk_sync_rst + + out + + + std_logic + xilinx_elaborateports + + + + + + + true + + + + + + c0_ddr4_app_en + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_hi_pri + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_wdf_end + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_wdf_wren + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_correct_en_i + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_rd_data_end + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_rd_data_valid + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_rdy + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_wdf_rdy + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_ref_req + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_ref_ack + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_zq_req + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_zq_ack + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_autoprecharge + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_addr + + in + + 30 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_cmd + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_wdf_data + + in + + 575 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_wdf_mask + + in + + 71 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_rd_data + + out + + 575 + 0 + + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_app_sref_req + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_sref_ack + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_save_req + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_save_ack + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_restore_en + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_restore_complete + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_mem_init_skip + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_select + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_rd_en + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_wr_en + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_addr + + in + + 15 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_wr_data + + in + + 8 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_rd_data + + out + + 8 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_xsdb_rdy + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_app_dbg_out + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_aresetn + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_awvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_awready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_awaddr + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_wvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_wready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_wdata + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_bvalid + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_bready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_bresp + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_arvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_arready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_araddr + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_rvalid + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_rready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_rdata + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_ctrl_rresp + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_interrupt + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awid + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awaddr + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awlen + + in + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awsize + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awburst + + in + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awlock + + in + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awcache + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awprot + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awqos + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_awready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wdata + + in + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wstrb + + in + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wlast + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_wready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_bready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_bid + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_bresp + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_bvalid + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arid + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_araddr + + in + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arlen + + in + + 7 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arsize + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arburst + + in + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arlock + + in + + 0 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arcache + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arprot + + in + + 2 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arqos + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arvalid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_arready + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rready + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rlast + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rvalid + + out + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rresp + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rid + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + c0_ddr4_s_axi_rdata + + out + + 63 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_error + + in + + 575 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_wr_done + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_err_bit_valid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_err_type_valid + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_err_type + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_done + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_status_watch_dog_hang + + in + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + win_start + + in + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_clr_error + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + traffic_start + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + traffic_rst + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + traffic_err_chk_en + + out + + + wire + xilinx_elaborateports + + + + + + + false + + + + + + traffic_instr_addr_mode + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_data_mode + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_rw_mode + + out + + 3 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_rw_submode + + out + + 1 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_num_of_iter + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + traffic_instr_nxt_instr + + out + + 5 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + win_status + + out + + 31 + 0 + + + + std_logic + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + addn_ui_clkout1 + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + addn_ui_clkout2 + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + addn_ui_clkout3 + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + addn_ui_clkout4 + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_mcs_lmb_ce + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + c0_ddr4_mcs_lmb_ue + + out + + + std_logic + xilinx_elaborateports + + + + + + + false + + + + + + sys_rst + + in + + + wire + xilinx_elaborateports + + + + + + rdDataEn + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + rdDataEnd + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + per_rd_done + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + rmw_rd_done + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + wrDataEn + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_ACT_n + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mcCasSlot + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mcCasSlot2 + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mcRdCAS + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mcWrCAS + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + winInjTxn + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + winRmw + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + gt_data_ready + + in + + + std_logic + xilinx_elaborateports + + + + + + winRank + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + tCWL + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + wrData + + in + + 575 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + wrDataMask + + in + + 71 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + rdData + + out + + 575 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_ADR + + in + + 135 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_BA + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_CKE + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_CS_n + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_ODT + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + dBufAdr + + in + + 4 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + rdDataAddr + + out + + 4 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + wrDataAddr + + out + + 4 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + winBuf + + in + + 4 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_act_n + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_adr + + out + + 16 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_ba + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_bg + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_par + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_cke + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_odt + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_cs_n + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_ck_t + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_ck_c + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_reset_n + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_parity + + out + + + std_logic + xilinx_elaborateports + + + + + + ddr4_dm_dbi_n + + inout + + 8 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_dq + + inout + + 71 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_dqs_c + + inout + + 8 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + ddr4_dqs_t + + inout + + 8 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + mc_BG + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaborateports + + + + + + + + C0.ControllerType + ControllerType + DDR4_SDRAM + + + C0.APP_ADDR_WIDTH + App Address Width + 31 + + + C0.MEM_TYPE + MEM TYPE + DDR4 + + + C0.BUFG_LOC_1 + BUFG LOC1 + X0Y70 + + + C0.BUFG_LOC_2 + BUFG LOC1 + X0Y11 + + + C0.BUFG_DIV_LOC_1 + BUFG DIV LOC1 + X0Y11 + + + C0.BUFG_DIV_LOC_2 + BUFG DIV LOC2 + X0Y10 + + + C0.PBLOCK_SLICE_LOC + PBLOCK SLICE LOC + 0 + + + C0.PBLOCK_RAMB36_LOC + PBLOCK RAMB36 LOC + 0 + + + C0.PBLOCK_RAMB18_LOC + PBLOCK RAMB18 LOC + 0 + + + C0.PBLOCK_SLICE_LOC_SC + PBLOCK SLICE LOC SC + 0 + + + C0.PBLOCK_RAMB36_LOC_SC + PBLOCK RAMB36 LOC SC + 0 + + + C0.PBLOCK_RAMB18_LOC_SC + PBLOCK RAMB18 LOC SC + 0 + + + C0.MMCM_IDX_BANK + MMCM IDX BANK + 1 + + + C0.CENTER_BANK_CLOCK_REGION + CENTER BANK CLOCK REGION + 0 + + + C0.CENTER_BANK_MMCME3_ADV_SITE + CENTER BANK MMCME3 ADV SITE + 0 + + + C0.SYSCLK_CENTER_INFO + SYSCLK CENTER INFO + FALSE + + + PING_PONG_PHY + Ping Pong Phy + 1 + + + C0.DDR4_CS_ADDR + CS Width Check + 31 + + + C0.DDR4_VrefVoltage + Vref Voltage + 0.84 + + + C0.DDR4_AL + Additive Latency + 0 + + + C0.DDR4_DQ_WIDTH + DQ WIDTH + 72 + + + C0.DDR4_nCK_PER_CLK + nCK PER CLK + 4 + + + C0.DDR4_DM_WIDTH + DM WIDTH + 9 + + + C0.DDR4_DQS_WIDTH + DQS WIDTH + 9 + + + C0.DDR4_nCS_PER_RANK + nCS PER RANK + 2 + + + C0.DDR4_MEM_DEVICE_WIDTH + MEM DEVICE WIDTH + 72 + + + C0.DDR4_USE_DM_PORT + USE DM PORT + 1 + + + C0.DDR4_USE_CS_PORT + USE CS PORT + 1 + + + C0.DDR4_ROW_WIDTH + ROW WIDTH + 16 + + + C0.DDR4_ADDR_WIDTH + ADDR WIDTH + 17 + + + C0.DDR4_BANK_WIDTH + BANK WIDTH + 2 + + + C0.DDR4_BANK_GROUP_WIDTH + BANK GROUP WIDTH + 2 + + + LR_WIDTH + LR WIDTH + 1 + + + C0.DDR4_CK_WIDTH + CK WIDTH + 1 + + + C0.DDR4_CKE_WIDTH + CKE WIDTH + 2 + + + C0.DDR4_CS_WIDTH + CS WIDTH + 2 + + + C0.DDR4_ODT_WIDTH + ODT WIDTH + 2 + + + C0.DDR4_MEMORY_TYPE + MEMORY TYPE + RDIMMs + + + C0.DDR4_MEMORY_PART + MEMORY PART + MTA18ASF2G72PDZ-2G3 + + + C0.DDR4_DATA_MASK + DATA MASK + 9 + + + C0.DDR4_COLUMN_WIDTH + COLUMN WIDTH + 10 + + + C0.DDR4_SPEED_GRADE + SPEED GRADE + 083 + + + C0.DDR4_MEM_DENSITY + MEM DENSITY + 16GB + + + C0.DDR4_MEM_DENSITY_MB + MEM DENSITY MB + 8192 + + + C0.DDR4_MEM_DENSITY_GB + MEM DENSITY GB + 8 + + + C0.DDR4_COMP_DENSITY + COMP DENSITY + 8Gb + + + C0.DDR4_MEM_COMP_WIDTH + MEM COMP WIDTH + 8 + + + C0.DDR4_DATABITS_PER_STROBE + DATABITS PER STROBE + 8 + + + C0.DDR4_MODEL_SPEED_GRADE + MODEL SPEED GRADE + DDR4_833_Timing + + + C0.DDR4_RANK_WIDTH + RANK WIDTH + 2 + + + C0.DDR4_IO_VOLTAGE + IO VOLTAGE + 1.2V + + + C0.DDR4_MIN_PERIOD + MIN PERIOD + 833 + + + C0.DDR4_MAX_PERIOD + MAX PERIOD + 1600 + + + C0.DDR4_MR0 + Mode register_0 value + 0 + + + C0.DDR4_MR2 + Mode register_2 value + 0 + + + C0.DDR4_nAL + Additive Latency in number of clock + 0 + + + C0.DDR4_BURST_MODE + Burst Mode + 0 + + + C0.DDR4_BURST_TYPE + Burst Type + 0 + + + C0.DDR4_CL + Cas Latency + 0 + + + C0.DDR4_CWL + Cas Write Latency + 0 + + + C0.DDR4_OUTPUT_DRV + Output drive Strength + 0 + + + C0.DDR4_RTT_NOM + RTT Nominal + 0 + + + C0.DDR4_RTT_WR + RTT WR + 0 + + + C0.DDR4_MEM + Memory Name + 0 + + + C0.DDR4_DBAW + DBAW + 0 + + + C0.DDR4_tCK + tCK + 1500 + + + C0.DDR4_Configuration + Configuration + 0 + + + C0.DDR4_tCKE + tCKE + 0 + + + C0.DDR4_tFAW + tFAW + 14 + + + C0.DDR4_tFAW_dlr + tFAW_dlr + 16 + + + C0.DDR4_tMRD + tMRD + 2 + + + C0.DDR4_tRAS + tRAS + 22 + + + C0.DDR4_tRCD + tRCD + 10 + + + C0.DDR4_tREFI + tREFI + 5200 + + + C0.DDR4_tRFC + tRFC + 234 + + + C0.DDR4_tRFC_dlr + tRFC_dlr + 80 + + + C0.DDR4_tRP + tRP + 10 + + + C0.DDR4_tWR + tWR + 10 + + + C0.DDR4_tRRD + tRRD + + + + C0.DDR4_tRTP + tRTP + 5 + + + C0.DDR4_tRRD_S + tRRD_S + 3 + + + C0.DDR4_tRRD_L + tRRD_L + 4 + + + C0.DDR4_tRRD_dlr + tRRD_dlr + 4 + + + C0.DDR4_tWTR + tWTR + + + + C0.DDR4_tWTR_S + tWTR_S + 2 + + + C0.DDR4_tWTR_L + tWTR_L + 5 + + + C0.DDR4_tXPR + tXPR + 60 + + + C0.DDR4_tZQI + tZQI + 0 + + + C0.DDR4_tZQCS + tZQCS + 128 + + + C0.DDR4_tZQINIT + tZQINIT + 256 + + + C0.DDR4_tCCD_3ds + tCCD_3ds + 5 + + + C0.DDR4_CLKOUTPHY_MODE + CLKOUTPHY_MODE + VCO + + + C0.DDR4_CLKOUT0_DIVIDE + CLKOUT0_DIVIDE + 9 + + + C0.DDR4_CLKOUT1_DIVIDE + CLKOUT1_DIVIDE + 0 + + + C0.DDR4_CLKFBOUT_MULT + CLKFBOUT_MULT + 15 + + + C0.DDR4_DIVCLK_DIVIDE + DIVCLK DIVIDE + 1 + + + CAL_INPUT_CLK_PERIOD + Calculated Input Clock Period + 10000 + + + C0.DDR4_CLKIN_PERIOD + CLKIN_PERIOD + 10000 + + + C0.DDR4_HR_MIN_FREQ + High Range Supported frequency + 0 + + + C0.DDR4_DCI_CASCADE_CUTOFF + DCI Cascade Cutoff + 938 + + + C0.DDR4_IS_FASTER_SPEED_RAM + Is Faster Speed RAM + No + + + C0.DDR4_AXI_ID_WIDTH + AXI ID Width + 4 + + + C0.DDR4_AXI_ADDR_WIDTH + AXI Address Width + 32 + + + C0.DDR4_AXI_DATA_WIDTH + AXI Data Width + 64 + + + C0.DDR4_MEM_SIZE + Memory Size + 17179869184 + + + C0.DDR4_UI_CLOCK + DDR4 UI CLOCK + 166500000 + + + C0.DDR4_CA_MIRROR + CA MIRROR + 1 + + + C0.DDR4_IS_CUSTOM + IS CUSTOM + false + + + C0.DDR4_AUTO_AP_COL_A3 + AUTO AP COL A3 + 0 + + + C0.DDR4_MCS_ECC + MCS ECC + 0 + + + C0.DDR4_Slot + Slot Type + 1 + + + C0.APP_DATA_WIDTH + APP Data Width + 576 + + + C0.APP_MASK_WIDTH + APP Mask Width + 72 + + + C0.DDR4_StackHeight + 1 + + + CUSTOM_PART_ATTRIBUTES + custom_part_attributes + NONE + + + M_ADDN_UI_CLKOUT1_FREQ_HZ + CLKOUT1 FREQ HZ + 0.0 + + + M_ADDN_UI_CLKOUT2_FREQ_HZ + CLKOUT2 FREQ HZ + 0.0 + + + M_ADDN_UI_CLKOUT3_FREQ_HZ + CLKOUT3 FREQ HZ + 0.0 + + + M_ADDN_UI_CLKOUT4_FREQ_HZ + CLKOUT4 FREQ HZ + 0.0 + + + M_ADDN_UI_CLKOUT1_PHASE + CLKOUT1 PHASE + 0 + + + M_ADDN_UI_CLKOUT2_PHASE + CLKOUT2 PHASE + 0 + + + M_ADDN_UI_CLKOUT3_PHASE + CLKOUT3 PHASE + 0 + + + M_ADDN_UI_CLKOUT4_PHASE + CLKOUT4 PHASE + 0 + + + CLKOUT0_DIVIDE + CLKOUT0 DIVIDE + 0 + + + CLKOUT1_DIVIDE + CLKOUT1 DIVIDE + 0 + + + CLKOUT2_DIVIDE + CLKOUT2 DIVIDE + 0 + + + CLKOUT3_DIVIDE + CLKOUT3 DIVIDE + 0 + + + CLKOUT4_DIVIDE + CLKOUT4 DIVIDE + 0 + + + CLKOUT6_DIVIDE + CLKOUT6 DIVIDE + 0 + + + Debug_Signal + Disable + + + Simulation_Mode + Simulation Mode + 0 + + + + + + choice_list_09ec3310 + Single + Dual + + + choice_list_157065e4 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + 8 + 9 + 10 + 11 + 12 + 13 + 14 + 15 + 16 + 17 + 18 + 19 + 20 + 21 + 22 + 23 + 24 + 25 + 26 + 27 + 28 + 29 + 30 + 31 + 32 + + + choice_list_266493f0 + DDR4_SDRAM + + + choice_list_28391b73 + 1.2V + + + choice_list_2adb13e0 + MTA18ASF1G72PDZ-2G1 + MTA9ASF51272PZ-2G1 + MTA18ASF2G72PDZ-2G3 + MTA9ASF1G72PZ-2G3 + M393A1G43DB1-CRC + MTA9ASF51272PZ-2G3 + MTA18ADF1G72PZ-2G1 + MTA18ASF1G72PZ-2G1 + MTA36ASF2G72PZ-2G1 + MTA18ASF2G72PZ-2G3 + MTA36ASF4G72PZ-2G3 + M393A2G40DB1-CRC + M393A8K40B21-CTC + M393AAK40B41-CTC + M393A2K40BB1-CRC + + + choice_list_2b96b8de + Differential + No_Buffer + + + choice_list_301b19dd + ON + OFF + + + choice_list_30636008 + 4:1 + + + choice_list_34c5244e + Components + UDIMMs + SODIMMs + RDIMMs + LRDIMMs + + + choice_list_4665eb01 + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + + + choice_list_4e3dbc0a + SIMPLE_TG + ADVANCED_TG + + + choice_list_6330c9d2 + 10 + + + choice_list_67b045e5 + BFM + Unisim + + + choice_list_687ca1a5 + None + 500 + 375 + 300 + 250 + 214 + 188 + 167 + 150 + 136 + 125 + 115 + 107 + 100 + 94 + 88 + 83 + 79 + 75 + 71 + 68 + 65 + 63 + 60 + 58 + 56 + 54 + 52 + 50 + 48 + 47 + 45 + 44 + 43 + 42 + 41 + 39 + 38 + 37 + 36 + 35 + 34 + 33 + 32 + 31 + 30 + 29 + 28 + 27 + 26 + 25 + 24 + 23 + 22 + 21 + 20 + 19 + 18 + 17 + 16 + 15 + 14 + 13 + 12 + + + choice_list_8b4f223f + Strict + Normal + + + choice_list_8d3f5284 + DM_NO_DBI + DM_DBI_RD + NO_DM_DBI_RD + NO_DM_DBI_WR + NO_DM_DBI_WR_RD + + + choice_list_98f5c8fa + RZQ/6 + + + choice_list_a187d5e4 + 512 + 1024 + + + choice_list_ac75ef1e + Custom + + + choice_list_ad101c66 + RZQ/7 + RZQ/6 + + + choice_list_ae57517c + 9 + + + choice_list_c89503c8 + ROW_BANK_COLUMN + BANK_ROW_COLUMN + ROW_COLUMN_BANK + ROW_COLUMN_BANK_INTLV + + + choice_list_d6556846 + 32 + 64 + 128 + 256 + 512 + + + choice_list_d8920bdd + 8 + + + choice_list_df7e3f8b + Sequential + Interleaved + + + choice_list_e7093afb + 25 + 26 + 27 + 28 + 29 + 30 + 31 + 32 + 33 + 34 + 35 + 36 + + + choice_list_ed30197c + TDM + ROUND_ROBIN + RD_PRI_REG + RD_PRI_REG_STARVE_LIMIT + WRITE_PRIORITY_REG + WRITE_PRIORITY + + + choice_list_ef319ec8 + Differential + Single_Ended + No_Buffer + + + choice_list_f3cd92fb + Disable + Enable + + + choice_list_fe2d3253 + 72 + + + choice_list_ff0950bb + 0 + CL-1 + CL-2 + + + choice_pairs_01257c99 + Complete_Memory_Controller + Phy_Only_Single + Phy_Only_PingPong + + + choice_pairs_05415bea + 14000 + 13999 + 13200 + 13199 + 12000 + 11999 + 10801 + 10800 + 10500 + 10499 + 10000 + 9601 + 9600 + 9599 + 9000 + 8999 + 8572 + 8571 + 8400 + 8399 + 8000 + 7715 + 7714 + 7501 + 7500 + 7499 + 7201 + 7200 + 7000 + 6999 + 6858 + 6857 + 6500 + 6499 + 6000 + 5999 + 5573 + 5572 + 5571 + 5401 + 5400 + 5335 + 5334 + 5333 + 5000 + 4876 + 4875 + 4801 + 4800 + 4715 + 4714 + 4667 + 4666 + 4573 + 4572 + 4571 + 4500 + 4499 + 4446 + 4445 + 4444 + 4401 + 4400 + 4286 + 4285 + 4223 + 4222 + 4126 + 4125 + 4124 + 4000 + 3858 + 3857 + 3779 + 3778 + 3777 + 3715 + 3714 + 3601 + 3600 + 3563 + 3562 + 3557 + 3556 + 3555 + 3500 + 3499 + 3429 + 3428 + 3335 + 3334 + 3333 + 3250 + 3249 + 3188 + 3187 + 3112 + 3111 + 3000 + 2999 + 2889 + 2888 + 2801 + 2800 + 2787 + 2786 + 2785 + 2751 + 2750 + 2701 + 2700 + 2668 + 2667 + 2666 + 2641 + 2640 + 2639 + 2625 + 2624 + 2572 + 2571 + 2500 + 2445 + 2444 + 2438 + 2437 + 2401 + 2400 + 2399 + 2334 + 2333 + 2287 + 2286 + 2250 + 2249 + 2223 + 2222 + 2201 + 2200 + 2161 + 2160 + 2143 + 2142 + 2112 + 2111 + 2100 + 2099 + 2063 + 2062 + 2000 + 1960 + 1959 + 1921 + 1920 + 1919 + 1890 + 1889 + 1888 + 1886 + 1885 + 1858 + 1857 + 1801 + 1800 + 1799 + 1782 + 1781 + 1779 + 1778 + 1777 + 1750 + 1749 + 1715 + 1714 + 1680 + 1679 + 1668 + 1667 + 1666 + 1625 + 1624 + 1600 + 1594 + 1593 + 1592 + 1591 + 1556 + 1555 + 1544 + 1543 + + + + + xilinx_elaboratesubcores_view_fileset + + ip_0/phy_ddr4_x8_microblaze_mcs.xci + xci + + + ip_0/phy_ddr4_x8_microblaze_mcs.xml + xml + + + ip_1/phy_ddr4_x8_phy.xci + xci + + + ip_1/phy_ddr4_x8_phy.xml + xml + + + + + + phy_ddr4_x8 + + + + instance_path + inst/u_ddr_cal_riu/mcs0/inst/microblaze_I + + + bootloop_file + sw/calibration_0/Debug/calibration_ddr.elf + + + endian + little + + + processor_type + MICROBLAZE-LE + + + is_visible + false + + + + + DDR4 Interface Generator for Ultrascale Architecture + + + C0.ControllerType + DDR4_SDRAM + + + + false + + + + + + IOPowerReduction + OFF + + + Enable_SysPorts + Auto assign static ports + true + + + Phy_Only + Phy_Only_Single + + + RESET_BOARD_INTERFACE + Custom + + + + true + + + + + + C0_CLOCK_BOARD_INTERFACE + Custom + + + + true + + + + + + IS_FROM_PHY + 1 + + + RECONFIG_XSDB_SAVE_RESTORE + false + + + AL_SEL + 0 + + + Example_TG + SIMPLE_TG + + + + false + + + + + + C0.DDR4_Clamshell + false + + + + false + + + + + + C0.MIGRATION + false + + + TIMING_OP1 + false + + + TIMING_OP2 + false + + + TIMING_3DS + false + + + SET_DW_TO_40 + false + + + DIFF_TERM_SYSCLK + false + + + C0_DDR4_BOARD_INTERFACE + Custom + + + + true + + + + + + C0.DDR4_TimePeriod + 1500 + + + C0.DDR4_InputClockPeriod + 10000 + + + C0.DDR4_Specify_MandD + false + + + C0.DDR4_CLKFBOUT_MULT + 15 + + + + false + + + + + + C0.DDR4_DIVCLK_DIVIDE + 1 + + + + false + + + + + + C0.DDR4_CLKOUT0_DIVIDE + 9 + + + + false + + + + + + C0.DDR4_PhyClockRatio + 4:1 + + + C0.DDR4_MemoryType + RDIMMs + + + C0.DDR4_MemoryPart + MTA18ASF2G72PDZ-2G3 + + + C0.DDR4_Slot + Single + + + C0.DDR4_MemoryVoltage + 1.2V + + + C0.DDR4_DataWidth + 72 + + + C0.DDR4_DataMask + DM_NO_DBI + + + C0.DDR4_Ecc + false + + + + false + + + + + + C0.DDR4_MCS_ECC + false + + + C0.DDR4_AxiSelection + false + + + + false + + + + + + C0.DDR4_AUTO_AP_COL_A3 + false + + + C0.DDR4_Ordering + Normal + + + C0.DDR4_BurstLength + 8 + + + + false + + + + + + C0.DDR4_BurstType + Sequential + + + C0.DDR4_OutputDriverImpedenceControl + RZQ/7 + + + C0.DDR4_OnDieTermination + RZQ/6 + + + C0.DDR4_CasLatency + 10 + + + C0.DDR4_CasWriteLatency + 9 + + + C0.DDR4_ChipSelect + true + + + + false + + + + + + C0.DDR4_isCKEShared + false + + + C0.DDR4_AxiDataWidth + 64 + + + C0.DDR4_AxiArbitrationScheme + RD_PRI_REG + + + C0.DDR4_AxiNarrowBurst + false + + + C0.DDR4_AxiAddressWidth + 32 + + + C0.DDR4_AxiIDWidth + 4 + + + C0.DDR4_Capacity + 512 + + + C0.DDR4_Mem_Add_Map + ROW_COLUMN_BANK + + + C0.DDR4_MemoryName + MainMemory + + + C0.DDR4_AutoPrecharge + false + + + + false + + + + + + C0.DDR4_UserRefresh_ZQCS + false + + + + false + + + + + + C0.DDR4_CustomParts + no_file_loaded + + + file_csv + + false + + + + + + C0.DDR4_isCustom + false + + + C0.DDR4_SELF_REFRESH + false + + + + false + + + + + + C0.DDR4_SAVE_RESTORE + false + + + ADDN_UI_CLKOUT1_FREQ_HZ + None + + + ADDN_UI_CLKOUT2_FREQ_HZ + None + + + ADDN_UI_CLKOUT3_FREQ_HZ + None + + + ADDN_UI_CLKOUT4_FREQ_HZ + None + + + CLKOUT6 + false + + + Component_Name + phy_ddr4_x8 + + + No_Controller + 1 + + + System_Clock + Differential + + + Reference_Clock + Differential + + + Debug_Signal + Disable + + + IO_Power_Reduction + IO_Power_Reduction + false + + + DCI_Cascade + DCI Cascade + false + + + Default_Bank_Selections + Default Bank Selections + false + + + Simulation_Mode + BFM + + + PARTIAL_RECONFIG_FLOW_MIG + false + + + + false + + + + + + MCS_DBG_EN + false + + + C0.DDR4_CK_SKEW_0 + 0 + + + C0.DDR4_CK_SKEW_1 + 0 + + + C0.DDR4_CK_SKEW_2 + 0 + + + C0.DDR4_CK_SKEW_3 + 0 + + + C0.DDR4_ADDR_SKEW_0 + 0 + + + C0.DDR4_ADDR_SKEW_1 + 0 + + + C0.DDR4_ADDR_SKEW_2 + 0 + + + C0.DDR4_ADDR_SKEW_3 + 0 + + + C0.DDR4_ADDR_SKEW_4 + 0 + + + C0.DDR4_ADDR_SKEW_5 + 0 + + + C0.DDR4_ADDR_SKEW_6 + 0 + + + C0.DDR4_ADDR_SKEW_7 + 0 + + + C0.DDR4_ADDR_SKEW_8 + 0 + + + C0.DDR4_ADDR_SKEW_9 + 0 + + + C0.DDR4_ADDR_SKEW_10 + 0 + + + C0.DDR4_ADDR_SKEW_11 + 0 + + + C0.DDR4_ADDR_SKEW_12 + 0 + + + C0.DDR4_ADDR_SKEW_13 + 0 + + + C0.DDR4_ADDR_SKEW_14 + 0 + + + C0.DDR4_ADDR_SKEW_15 + 0 + + + C0.DDR4_ADDR_SKEW_16 + 0 + + + C0.DDR4_ADDR_SKEW_17 + 0 + + + C0.DDR4_BA_SKEW_0 + 0 + + + C0.DDR4_BA_SKEW_1 + 0 + + + C0.DDR4_BG_SKEW_0 + 0 + + + C0.DDR4_BG_SKEW_1 + 0 + + + C0.DDR4_CS_SKEW_0 + 0 + + + C0.DDR4_CS_SKEW_1 + 0 + + + C0.DDR4_CS_SKEW_2 + 0 + + + C0.DDR4_CS_SKEW_3 + 0 + + + C0.DDR4_CKE_SKEW_0 + 0 + + + C0.DDR4_CKE_SKEW_1 + 0 + + + C0.DDR4_CKE_SKEW_2 + 0 + + + C0.DDR4_CKE_SKEW_3 + 0 + + + C0.DDR4_ACT_SKEW + 0 + + + C0.DDR4_PAR_SKEW + 0 + + + C0.DDR4_ODT_SKEW_0 + 0 + + + C0.DDR4_ODT_SKEW_1 + 0 + + + C0.DDR4_ODT_SKEW_2 + 0 + + + C0.DDR4_ODT_SKEW_3 + 0 + + + C0.DDR4_LR_SKEW_0 + 0 + + + C0.DDR4_LR_SKEW_1 + 0 + + + C0.ADDR_WIDTH + ADDR WIDTH + 17 + + + C0.BANK_GROUP_WIDTH + BANK GROUP WIDTH + 2 + + + C0.LR_WIDTH + LR WIDTH + 1 + + + C0.CK_WIDTH + CK WIDTH + 1 + + + C0.CKE_WIDTH + CKE WIDTH + 2 + + + C0.CS_WIDTH + CS WIDTH + 2 + + + C0.ODT_WIDTH + ODT WIDTH + 2 + + + C0.StackHeight + 1 + + + PING_PONG_PHY + Ping Pong Phy + 1 + + + + + DDR4 SDRAM (MIG) + 5 + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/pr_read_mem/pr_read_mem.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/pr_read_mem/pr_read_mem.xci new file mode 100644 index 0000000..511c705 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/pr_read_mem/pr_read_mem.xci @@ -0,0 +1,266 @@ + + + xilinx.com + xci + unknown + 1.0 + + + pr_read_mem + + + 4096 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + OTHER + NONE + 8192 + 32 + + OTHER + NONE + 8192 + 32 + + + 100000000 + 0.000 + 4 + 4 + 1 + 4 + 0 + 1 + 9 + 0 + 0 + 1 + NONE + 0 + 0 + 0 + ./ + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + Estimated Power for IP : 5.931282 mW + virtexuplus + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + pr_read_mem.mem + pr_read_mem.mif + 0 + 1 + 0 + 0 + 1 + 16 + 16 + 64 + 64 + 0 + 0 + CE + CE + ALL + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 1 + 1 + 16 + 16 + WRITE_FIRST + WRITE_FIRST + 64 + 64 + virtexuplus + 4 + Memory_Slave + AXI4_Full + false + Minimum_Area + false + 9 + NONE + ../../../../coe/pr_read.coe + ALL + pr_read_mem + false + false + false + false + false + false + false + false + false + Use_ENA_Pin + Always_Enabled + Single_Bit_Error_Injection + true + Native + true + no_mem_loaded + Single_Port_RAM + WRITE_FIRST + WRITE_FIRST + 0 + 0 + BRAM + 0 + 100 + 100 + 50 + 0 + 0 + 0 + 8kx2 + false + false + 64 + 64 + false + false + false + false + 0 + false + false + CE + CE + SYNC + false + false + false + false + false + false + false + 16 + 64 + 64 + No_ECC + false + false + false + Stand_Alone + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 1 + TRUE + . + + . + 2018.2 + OUT_OF_CONTEXT + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/pr_read_mem/pr_read_mem.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/pr_read_mem/pr_read_mem.xml new file mode 100644 index 0000000..dfb04e4 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/pr_read_mem/pr_read_mem.xml @@ -0,0 +1,4053 @@ + + + xilinx.com + customized_ip + pr_read_mem + 1.0 + + + CLK.ACLK + ACLK + AXI4 Interconnect Clock Input + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI + + + ASSOCIATED_RESET + s_aresetn + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.ARESETN + ARESETN + AXI4 Interconnect Reset Input + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + AXI_SLAVE_S_AXI + AXI_SLAVE + AXI_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + AXILite_SLAVE_S_AXI + AXILite_SLAVE + AXILite_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + BRAM_PORTA + BRAM_PORTA + BRAM_PORTA + + + + + + + ADDR + + + addra + + + + + CLK + + + clka + + + + + DIN + + + dina + + + + + DOUT + + + douta + + + + + EN + + + ena + + + + + RST + + + rsta + + + + + WE + + + wea + + + + + + MEM_SIZE + 8192 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + OTHER + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + + true + + + + + + BRAM_PORTB + BRAM_PORTB + BRAM_PORTB + + + + + + + ADDR + + + addrb + + + + + CLK + + + clkb + + + + + DIN + + + dinb + + + + + DOUT + + + doutb + + + + + EN + + + enb + + + + + RST + + + rstb + + + + + WE + + + web + + + + + + MEM_SIZE + 8192 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + OTHER + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + + false + + + + + + + + S_1 + + Mem0 + 0 + 4096 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + + + + clka + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rsta + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + ena + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regcea + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + wea + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addra + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dina + + in + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + douta + + out + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + clkb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rstb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + enb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + regceb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + web + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + addrb + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + dinb + + in + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + doutb + + out + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + eccpipece + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rdaddrecc + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + sleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + deepsleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + shutdown + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rsta_busy + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rstb_busy + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_aclk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_wdata + + in + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wstrb + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rdata + + out + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rdaddrecc + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_XDEVICEFAMILY + virtexuplus + + + C_ELABORATION_DIR + ./ + + + C_INTERFACE_TYPE + 0 + + + C_AXI_TYPE + 1 + + + C_AXI_SLAVE_TYPE + 0 + + + C_USE_BRAM_BLOCK + 0 + + + C_ENABLE_32BIT_ADDRESS + 0 + + + C_CTRL_ECC_ALGO + NONE + + + C_HAS_AXI_ID + 0 + + + C_AXI_ID_WIDTH + 4 + + + C_MEM_TYPE + 0 + + + C_BYTE_SIZE + 9 + + + C_ALGORITHM + 1 + + + C_PRIM_TYPE + 1 + + + C_LOAD_INIT_FILE + 1 + + + C_INIT_FILE_NAME + pr_read_mem.mif + + + C_INIT_FILE + pr_read_mem.mem + + + C_USE_DEFAULT_DATA + 1 + + + C_DEFAULT_DATA + 0 + + + C_HAS_RSTA + 0 + + + C_RST_PRIORITY_A + CE + + + C_RSTRAM_A + 0 + + + C_INITA_VAL + 0 + + + C_HAS_ENA + 1 + + + C_HAS_REGCEA + 0 + + + C_USE_BYTE_WEA + 0 + + + C_WEA_WIDTH + 1 + + + C_WRITE_MODE_A + WRITE_FIRST + + + C_WRITE_WIDTH_A + 64 + + + C_READ_WIDTH_A + 64 + + + C_WRITE_DEPTH_A + 16 + + + C_READ_DEPTH_A + 16 + + + C_ADDRA_WIDTH + 4 + + + C_HAS_RSTB + 0 + + + C_RST_PRIORITY_B + CE + + + C_RSTRAM_B + 0 + + + C_INITB_VAL + 0 + + + C_HAS_ENB + 0 + + + C_HAS_REGCEB + 0 + + + C_USE_BYTE_WEB + 0 + + + C_WEB_WIDTH + 1 + + + C_WRITE_MODE_B + WRITE_FIRST + + + C_WRITE_WIDTH_B + 64 + + + C_READ_WIDTH_B + 64 + + + C_WRITE_DEPTH_B + 16 + + + C_READ_DEPTH_B + 16 + + + C_ADDRB_WIDTH + 4 + + + C_HAS_MEM_OUTPUT_REGS_A + 0 + + + C_HAS_MEM_OUTPUT_REGS_B + 0 + + + C_HAS_MUX_OUTPUT_REGS_A + 0 + + + C_HAS_MUX_OUTPUT_REGS_B + 0 + + + C_MUX_PIPELINE_STAGES + 0 + + + C_HAS_SOFTECC_INPUT_REGS_A + 0 + + + C_HAS_SOFTECC_OUTPUT_REGS_B + 0 + + + C_USE_SOFTECC + 0 + + + C_USE_ECC + 0 + + + C_EN_ECC_PIPE + 0 + + + C_HAS_INJECTERR + 0 + + + C_SIM_COLLISION_CHECK + ALL + + + C_COMMON_CLK + 0 + + + C_DISABLE_WARN_BHV_COLL + 0 + + + C_EN_SLEEP_PIN + 0 + + + C_USE_URAM + 0 + + + C_EN_RDADDRA_CHG + 0 + + + C_EN_RDADDRB_CHG + 0 + + + C_EN_DEEPSLEEP_PIN + 0 + + + C_EN_SHUTDOWN_PIN + 0 + + + C_EN_SAFETY_CKT + 0 + + + C_DISABLE_WARN_BHV_RANGE + 0 + + + C_COUNT_36K_BRAM + 1 + + + C_COUNT_18K_BRAM + 0 + + + C_EST_POWER_SUMMARY + Estimated Power for IP : 5.931282 mW + + + + + + choice_list_5453281d + Native + AXI4 + + + choice_list_5f2d7eda + 16kx1 + 8kx2 + 4kx4 + 2kx9 + 1kx18 + 512x36 + 256x72 + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_89a27b2f + 8 + 9 + + + choice_list_c8df20f0 + NONE + ECCH32-7 + ECCH64-8 + ECCHSIAO32-7 + ECCHSIAO64-8 + ECCHSIAO128-9 + + + choice_list_e9412e2c + BRAM + URAM + + + choice_list_f5f941aa + 2 + 4 + 8 + 16 + 32 + 64 + 128 + 256 + 512 + + + choice_pairs_07c32259 + WRITE_FIRST + READ_FIRST + NO_CHANGE + + + choice_pairs_27c66b0d + Stand_Alone + BRAM_Controller + + + choice_pairs_2adcaf32 + SYNC + ASYNC + + + choice_pairs_2d73cdeb + Always_Enabled + Use_ENB_Pin + + + choice_pairs_3949ecbf + Always_Enabled + Use_ENA_Pin + + + choice_pairs_3e9ce7ae + Minimum_Area + Low_Power + Fixed_Primitives + + + choice_pairs_44b9b2d1 + ALL + NONE + WARNING_ONLY + GENERATE_X_ONLY + + + choice_pairs_63de7f78 + CE + SR + + + choice_pairs_716d2fba + Single_Bit_Error_Injection + Double_Bit_Error_Injection + Single_and_Double_Bit_Error_Injection + + + choice_pairs_b91edaa2 + Memory_Slave + Peripheral_Slave + + + choice_pairs_c1013cbe + No_ECC + Soft_ECC + BuiltIn_ECC + + + choice_pairs_e4c322cb + AXI4_Full + AXI4_Lite + + + choice_pairs_e932d933 + Single_Port_RAM + Simple_Dual_Port_RAM + True_Dual_Port_RAM + Single_Port_ROM + Dual_Port_ROM + + + The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement. It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write port widths, as well as cores which can perform simultaneous write operations to separate locations, and simultaneous read operations from the same location. For more information on differences in interface and feature support between this core and the Dual Port Block Memory and Single Port Block Memory LogiCOREs, please consult the data sheet. + + + Component_Name + pr_read_mem + + + + true + + + + + + Interface_Type + Native + + + + true + + + + + + AXI_Type + AXI4_Full + + + + true + + + + + + AXI_Slave_Type + Memory_Slave + + + + true + + + + + + Use_AXI_ID + false + + + + false + + + + + + AXI_ID_Width + 4 + + + + false + + + + + + Memory_Type + Single_Port_RAM + + + + true + + + + + + PRIM_type_to_Implement + BRAM + + + + true + + + + + + Enable_32bit_Address + false + + + + true + + + + + + ecctype + No_ECC + + + + false + + + + + + ECC + false + + + + false + + + + + + softecc + false + + + + false + + + + + + EN_SLEEP_PIN + false + + + + true + + + + + + EN_DEEPSLEEP_PIN + false + + + + false + + + + + + EN_SHUTDOWN_PIN + false + + + + false + + + + + + EN_ECC_PIPE + false + + + + false + + + + + + RD_ADDR_CHNG_A + false + + + + false + + + + + + RD_ADDR_CHNG_B + false + + + + false + + + + + + Use_Error_Injection_Pins + false + + + + false + + + + + + Error_Injection_Type + Single_Bit_Error_Injection + + + + false + + + + + + Use_Byte_Write_Enable + false + + + + true + + + + + + Byte_Size + 9 + + + + false + + + + + + Algorithm + Minimum_Area + + + + true + + + + + + Primitive + 8kx2 + + + + false + + + + + + Assume_Synchronous_Clk + false + + + + false + + + + + + Write_Width_A + 64 + + + + true + + + + + + Write_Depth_A + 16 + + + + true + + + + + + Read_Width_A + 64 + + + + true + + + + + + Operating_Mode_A + WRITE_FIRST + + + + true + + + + + + Enable_A + Use_ENA_Pin + + + + true + + + + + + Write_Width_B + 64 + + + + false + + + + + + Read_Width_B + 64 + + + + false + + + + + + Operating_Mode_B + WRITE_FIRST + + + + false + + + + + + Enable_B + Always_Enabled + + + + false + + + + + + Register_PortA_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortA_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEA_Pin + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Primitives + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Core + false + + + + false + + + + + + Use_REGCEB_Pin + false + + + + false + + + + + + register_porta_input_of_softecc + false + + + + false + + + + + + register_portb_output_of_softecc + false + + + + false + + + + + + Pipeline_Stages + 0 + + + + false + + + + + + Load_Init_File + true + + + + true + + + + + + Coe_File + ../../../../coe/pr_read.coe + + + + true + + + + + + Fill_Remaining_Memory_Locations + true + + + + true + + + + + + Remaining_Memory_Locations + 0 + + + + true + + + + + + Use_RSTA_Pin + false + + + + true + + + + + + Reset_Memory_Latch_A + false + + + + false + + + + + + Reset_Priority_A + CE + + + + false + + + + + + Output_Reset_Value_A + 0 + + + + false + + + + + + Use_RSTB_Pin + false + + + + false + + + + + + Reset_Memory_Latch_B + false + + + + false + + + + + + Reset_Priority_B + CE + + + + false + + + + + + Output_Reset_Value_B + 0 + + + + false + + + + + + Reset_Type + SYNC + + + + false + + + + + + Additional_Inputs_for_Power_Estimation + false + + + + true + + + + + + Port_A_Clock + 100 + + + + true + + + + + + Port_A_Write_Rate + 50 + + + + true + + + + + + Port_B_Clock + 0 + + + + true + + + + + + Port_B_Write_Rate + 0 + + + + true + + + + + + Port_A_Enable_Rate + 100 + + + + true + + + + + + Port_B_Enable_Rate + 0 + + + + true + + + + + + Collision_Warnings + ALL + + + + true + + + + + + Disable_Collision_Warnings + false + + + + true + + + + + + Disable_Out_of_Range_Warnings + false + + + + true + + + + + + use_bram_block + Stand_Alone + + + + true + + + + + + MEM_FILE + no_mem_loaded + + + + true + + + + + + CTRL_ECC_ALGO + NONE + + + + true + + + + + + EN_SAFETY_CKT + false + + + + false + + + + + + + + Block Memory Generator + + XPM_MEMORY + + 1 + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem.xci new file mode 100644 index 0000000..0e0554e --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem.xci @@ -0,0 +1,266 @@ + + + xilinx.com + xci + unknown + 1.0 + + + pr_ref_mem + + + 4096 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + OTHER + NONE + 8192 + 32 + + OTHER + NONE + 8192 + 32 + + + 100000000 + 0.000 + 6 + 6 + 1 + 4 + 0 + 1 + 9 + 0 + 0 + 1 + NONE + 0 + 0 + 0 + ./ + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + Estimated Power for IP : 5.931282 mW + virtexuplus + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + pr_ref_mem.mem + pr_ref_mem.mif + 0 + 1 + 0 + 0 + 1 + 64 + 64 + 64 + 64 + 0 + 0 + CE + CE + ALL + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 1 + 1 + 64 + 64 + WRITE_FIRST + WRITE_FIRST + 64 + 64 + virtexuplus + 4 + Memory_Slave + AXI4_Full + false + Minimum_Area + false + 9 + NONE + ../../../../coe/pr_ref.coe + ALL + pr_ref_mem + false + false + false + false + false + false + false + false + false + Use_ENA_Pin + Always_Enabled + Single_Bit_Error_Injection + true + Native + true + no_mem_loaded + Single_Port_RAM + WRITE_FIRST + WRITE_FIRST + 0 + 0 + BRAM + 0 + 100 + 100 + 50 + 0 + 0 + 0 + 8kx2 + false + false + 64 + 64 + false + false + false + false + 0 + false + false + CE + CE + SYNC + false + false + false + false + false + false + false + 64 + 64 + 64 + No_ECC + false + false + false + Stand_Alone + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 1 + TRUE + . + + . + 2018.2 + OUT_OF_CONTEXT + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem.xml new file mode 100644 index 0000000..e1caf51 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem.xml @@ -0,0 +1,4055 @@ + + + xilinx.com + customized_ip + pr_ref_mem + 1.0 + + + CLK.ACLK + ACLK + AXI4 Interconnect Clock Input + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI + + + ASSOCIATED_RESET + s_aresetn + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.ARESETN + ARESETN + AXI4 Interconnect Reset Input + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + AXI_SLAVE_S_AXI + AXI_SLAVE + AXI_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + AXILite_SLAVE_S_AXI + AXILite_SLAVE + AXILite_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + BRAM_PORTA + BRAM_PORTA + BRAM_PORTA + + + + + + + ADDR + + + addra + + + + + CLK + + + clka + + + + + DIN + + + dina + + + + + DOUT + + + douta + + + + + EN + + + ena + + + + + RST + + + rsta + + + + + WE + + + wea + + + + + + MEM_SIZE + 8192 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + OTHER + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + + true + + + + + + BRAM_PORTB + BRAM_PORTB + BRAM_PORTB + + + + + + + ADDR + + + addrb + + + + + CLK + + + clkb + + + + + DIN + + + dinb + + + + + DOUT + + + doutb + + + + + EN + + + enb + + + + + RST + + + rstb + + + + + WE + + + web + + + + + + MEM_SIZE + 8192 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + OTHER + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + + false + + + + + + + + S_1 + + Mem0 + 0 + 4096 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + + + + clka + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rsta + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + ena + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regcea + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + wea + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addra + + in + + 5 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dina + + in + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + douta + + out + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + clkb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rstb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + enb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + regceb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + web + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + addrb + + in + + 5 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + dinb + + in + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + doutb + + out + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + eccpipece + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rdaddrecc + + out + + 5 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + sleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + deepsleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + shutdown + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rsta_busy + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rstb_busy + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_aclk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_wdata + + in + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wstrb + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rdata + + out + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rdaddrecc + + out + + 5 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_XDEVICEFAMILY + virtexuplus + + + C_ELABORATION_DIR + ./ + + + C_INTERFACE_TYPE + 0 + + + C_AXI_TYPE + 1 + + + C_AXI_SLAVE_TYPE + 0 + + + C_USE_BRAM_BLOCK + 0 + + + C_ENABLE_32BIT_ADDRESS + 0 + + + C_CTRL_ECC_ALGO + NONE + + + C_HAS_AXI_ID + 0 + + + C_AXI_ID_WIDTH + 4 + + + C_MEM_TYPE + 0 + + + C_BYTE_SIZE + 9 + + + C_ALGORITHM + 1 + + + C_PRIM_TYPE + 1 + + + C_LOAD_INIT_FILE + 1 + + + C_INIT_FILE_NAME + pr_ref_mem.mif + + + C_INIT_FILE + pr_ref_mem.mem + + + C_USE_DEFAULT_DATA + 1 + + + C_DEFAULT_DATA + 0 + + + C_HAS_RSTA + 0 + + + C_RST_PRIORITY_A + CE + + + C_RSTRAM_A + 0 + + + C_INITA_VAL + 0 + + + C_HAS_ENA + 1 + + + C_HAS_REGCEA + 0 + + + C_USE_BYTE_WEA + 0 + + + C_WEA_WIDTH + 1 + + + C_WRITE_MODE_A + WRITE_FIRST + + + C_WRITE_WIDTH_A + 64 + + + C_READ_WIDTH_A + 64 + + + C_WRITE_DEPTH_A + 64 + + + C_READ_DEPTH_A + 64 + + + C_ADDRA_WIDTH + 6 + + + C_HAS_RSTB + 0 + + + C_RST_PRIORITY_B + CE + + + C_RSTRAM_B + 0 + + + C_INITB_VAL + 0 + + + C_HAS_ENB + 0 + + + C_HAS_REGCEB + 0 + + + C_USE_BYTE_WEB + 0 + + + C_WEB_WIDTH + 1 + + + C_WRITE_MODE_B + WRITE_FIRST + + + C_WRITE_WIDTH_B + 64 + + + C_READ_WIDTH_B + 64 + + + C_WRITE_DEPTH_B + 64 + + + C_READ_DEPTH_B + 64 + + + C_ADDRB_WIDTH + 6 + + + C_HAS_MEM_OUTPUT_REGS_A + 0 + + + C_HAS_MEM_OUTPUT_REGS_B + 0 + + + C_HAS_MUX_OUTPUT_REGS_A + 0 + + + C_HAS_MUX_OUTPUT_REGS_B + 0 + + + C_MUX_PIPELINE_STAGES + 0 + + + C_HAS_SOFTECC_INPUT_REGS_A + 0 + + + C_HAS_SOFTECC_OUTPUT_REGS_B + 0 + + + C_USE_SOFTECC + 0 + + + C_USE_ECC + 0 + + + C_EN_ECC_PIPE + 0 + + + C_HAS_INJECTERR + 0 + + + C_SIM_COLLISION_CHECK + ALL + + + C_COMMON_CLK + 0 + + + C_DISABLE_WARN_BHV_COLL + 0 + + + C_EN_SLEEP_PIN + 0 + + + C_USE_URAM + 0 + + + C_EN_RDADDRA_CHG + 0 + + + C_EN_RDADDRB_CHG + 0 + + + C_EN_DEEPSLEEP_PIN + 0 + + + C_EN_SHUTDOWN_PIN + 0 + + + C_EN_SAFETY_CKT + 0 + + + C_DISABLE_WARN_BHV_RANGE + 0 + + + C_COUNT_36K_BRAM + 1 + + + C_COUNT_18K_BRAM + 0 + + + C_EST_POWER_SUMMARY + Estimated Power for IP : 5.931282 mW + + + + + + choice_list_0e6ad450 + 2 + 4 + 8 + 16 + 32 + 64 + 128 + 256 + 512 + 1024 + 2048 + + + choice_list_5453281d + Native + AXI4 + + + choice_list_5f2d7eda + 16kx1 + 8kx2 + 4kx4 + 2kx9 + 1kx18 + 512x36 + 256x72 + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_89a27b2f + 8 + 9 + + + choice_list_c8df20f0 + NONE + ECCH32-7 + ECCH64-8 + ECCHSIAO32-7 + ECCHSIAO64-8 + ECCHSIAO128-9 + + + choice_list_e9412e2c + BRAM + URAM + + + choice_pairs_07c32259 + WRITE_FIRST + READ_FIRST + NO_CHANGE + + + choice_pairs_27c66b0d + Stand_Alone + BRAM_Controller + + + choice_pairs_2adcaf32 + SYNC + ASYNC + + + choice_pairs_2d73cdeb + Always_Enabled + Use_ENB_Pin + + + choice_pairs_3949ecbf + Always_Enabled + Use_ENA_Pin + + + choice_pairs_3e9ce7ae + Minimum_Area + Low_Power + Fixed_Primitives + + + choice_pairs_44b9b2d1 + ALL + NONE + WARNING_ONLY + GENERATE_X_ONLY + + + choice_pairs_63de7f78 + CE + SR + + + choice_pairs_716d2fba + Single_Bit_Error_Injection + Double_Bit_Error_Injection + Single_and_Double_Bit_Error_Injection + + + choice_pairs_b91edaa2 + Memory_Slave + Peripheral_Slave + + + choice_pairs_c1013cbe + No_ECC + Soft_ECC + BuiltIn_ECC + + + choice_pairs_e4c322cb + AXI4_Full + AXI4_Lite + + + choice_pairs_e932d933 + Single_Port_RAM + Simple_Dual_Port_RAM + True_Dual_Port_RAM + Single_Port_ROM + Dual_Port_ROM + + + The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement. It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write port widths, as well as cores which can perform simultaneous write operations to separate locations, and simultaneous read operations from the same location. For more information on differences in interface and feature support between this core and the Dual Port Block Memory and Single Port Block Memory LogiCOREs, please consult the data sheet. + + + Component_Name + pr_ref_mem + + + + true + + + + + + Interface_Type + Native + + + + true + + + + + + AXI_Type + AXI4_Full + + + + true + + + + + + AXI_Slave_Type + Memory_Slave + + + + true + + + + + + Use_AXI_ID + false + + + + false + + + + + + AXI_ID_Width + 4 + + + + false + + + + + + Memory_Type + Single_Port_RAM + + + + true + + + + + + PRIM_type_to_Implement + BRAM + + + + true + + + + + + Enable_32bit_Address + false + + + + true + + + + + + ecctype + No_ECC + + + + false + + + + + + ECC + false + + + + false + + + + + + softecc + false + + + + false + + + + + + EN_SLEEP_PIN + false + + + + true + + + + + + EN_DEEPSLEEP_PIN + false + + + + false + + + + + + EN_SHUTDOWN_PIN + false + + + + false + + + + + + EN_ECC_PIPE + false + + + + false + + + + + + RD_ADDR_CHNG_A + false + + + + false + + + + + + RD_ADDR_CHNG_B + false + + + + false + + + + + + Use_Error_Injection_Pins + false + + + + false + + + + + + Error_Injection_Type + Single_Bit_Error_Injection + + + + false + + + + + + Use_Byte_Write_Enable + false + + + + true + + + + + + Byte_Size + 9 + + + + false + + + + + + Algorithm + Minimum_Area + + + + true + + + + + + Primitive + 8kx2 + + + + false + + + + + + Assume_Synchronous_Clk + false + + + + false + + + + + + Write_Width_A + 64 + + + + true + + + + + + Write_Depth_A + 64 + + + + true + + + + + + Read_Width_A + 64 + + + + true + + + + + + Operating_Mode_A + WRITE_FIRST + + + + true + + + + + + Enable_A + Use_ENA_Pin + + + + true + + + + + + Write_Width_B + 64 + + + + false + + + + + + Read_Width_B + 64 + + + + false + + + + + + Operating_Mode_B + WRITE_FIRST + + + + false + + + + + + Enable_B + Always_Enabled + + + + false + + + + + + Register_PortA_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortA_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEA_Pin + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Primitives + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Core + false + + + + false + + + + + + Use_REGCEB_Pin + false + + + + false + + + + + + register_porta_input_of_softecc + false + + + + false + + + + + + register_portb_output_of_softecc + false + + + + false + + + + + + Pipeline_Stages + 0 + + + + false + + + + + + Load_Init_File + true + + + + true + + + + + + Coe_File + ../../../../coe/pr_ref.coe + + + + true + + + + + + Fill_Remaining_Memory_Locations + true + + + + true + + + + + + Remaining_Memory_Locations + 0 + + + + true + + + + + + Use_RSTA_Pin + false + + + + true + + + + + + Reset_Memory_Latch_A + false + + + + false + + + + + + Reset_Priority_A + CE + + + + false + + + + + + Output_Reset_Value_A + 0 + + + + false + + + + + + Use_RSTB_Pin + false + + + + false + + + + + + Reset_Memory_Latch_B + false + + + + false + + + + + + Reset_Priority_B + CE + + + + false + + + + + + Output_Reset_Value_B + 0 + + + + false + + + + + + Reset_Type + SYNC + + + + false + + + + + + Additional_Inputs_for_Power_Estimation + false + + + + true + + + + + + Port_A_Clock + 100 + + + + true + + + + + + Port_A_Write_Rate + 50 + + + + true + + + + + + Port_B_Clock + 0 + + + + true + + + + + + Port_B_Write_Rate + 0 + + + + true + + + + + + Port_A_Enable_Rate + 100 + + + + true + + + + + + Port_B_Enable_Rate + 0 + + + + true + + + + + + Collision_Warnings + ALL + + + + true + + + + + + Disable_Collision_Warnings + false + + + + true + + + + + + Disable_Out_of_Range_Warnings + false + + + + true + + + + + + use_bram_block + Stand_Alone + + + + true + + + + + + MEM_FILE + no_mem_loaded + + + + true + + + + + + CTRL_ECC_ALGO + NONE + + + + true + + + + + + EN_SAFETY_CKT + false + + + + false + + + + + + + + Block Memory Generator + + XPM_MEMORY + + 1 + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xci new file mode 100644 index 0000000..482e1f2 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xci @@ -0,0 +1,536 @@ + + + xilinx.com + xci + unknown + 1.0 + + + rdback_fifo + + + + + + 100000000 + 0.000 + + + 100000000 + 0.000 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + + + 100000000 + 0.000 + + 100000000 + 0.000 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + + + 100000000 + 0.000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 8 + 1 + 1 + 1 + 1 + 4 + 0 + 32 + 1 + 1 + 1 + 64 + 1 + 8 + 1 + 1 + 1 + 1 + 1 + 0 + 10 + BlankString + 512 + 1 + 32 + 64 + 1 + 64 + 2 + 0 + 256 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + virtexuplus + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 1 + 0 + 0 + 0 + 6 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + 4 + BlankString + 1 + 0 + 0 + 0 + 0 + 1 + 1kx36 + 1kx18 + 512x36 + 512x72 + 512x36 + 512x72 + 512x36 + 4 + 1022 + 1022 + 1022 + 1022 + 1022 + 1022 + 5 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 800 + 1023 + 1023 + 1023 + 1023 + 1023 + 1023 + 799 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 11 + 2048 + 1 + 11 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 10 + 1024 + 1024 + 16 + 1024 + 16 + 1024 + 16 + 1 + 10 + 10 + 4 + 10 + 4 + 10 + 4 + 1 + 32 + 0 + 0 + false + false + false + 0 + 0 + Slave_Interface_Clock_Enable + Common_Clock + rdback_fifo + 64 + false + 10 + false + false + 0 + 4 + 1022 + 1022 + 1022 + 1022 + 1022 + 1022 + 5 + false + false + false + false + false + false + false + false + false + Hard_ECC + false + false + false + false + false + false + true + false + false + true + Data_FIFO + Data_FIFO + Data_FIFO + Data_FIFO + Data_FIFO + Data_FIFO + Common_Clock_Block_RAM + Common_Clock_Block_RAM + Common_Clock_Block_RAM + Common_Clock_Block_RAM + Common_Clock_Block_RAM + Common_Clock_Block_RAM + Common_Clock_Builtin_FIFO + 0 + 800 + 1023 + 1023 + 1023 + 1023 + 1023 + 1023 + 799 + false + false + false + 0 + Native + false + false + false + false + false + false + false + false + false + false + false + false + false + false + 512 + 1024 + 1024 + 16 + 1024 + 16 + 1024 + 16 + false + 256 + 2048 + Embedded_Reg + false + false + Active_High + Active_High + AXI4 + First_Word_Fall_Through + No_Programmable_Empty_Threshold + No_Programmable_Empty_Threshold + No_Programmable_Empty_Threshold + No_Programmable_Empty_Threshold + No_Programmable_Empty_Threshold + No_Programmable_Empty_Threshold + No_Programmable_Empty_Threshold + Single_Programmable_Full_Threshold_Constant + No_Programmable_Full_Threshold + No_Programmable_Full_Threshold + No_Programmable_Full_Threshold + No_Programmable_Full_Threshold + No_Programmable_Full_Threshold + No_Programmable_Full_Threshold + READ_WRITE + 0 + 1 + false + 11 + Fully_Registered + Fully_Registered + Fully_Registered + Fully_Registered + Fully_Registered + Fully_Registered + true + Synchronous_Reset + false + 1 + 0 + 0 + 1 + 1 + 4 + false + false + Active_High + Active_High + true + true + false + false + true + Active_High + 0 + false + Active_High + 1 + false + 10 + true + FIFO + false + false + false + false + FIFO + FIFO + 2 + 2 + false + FIFO + FIFO + FIFO + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 2 + TRUE + . + + . + 2018.2 + OUT_OF_CONTEXT + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xml new file mode 100644 index 0000000..f59ba11 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xml @@ -0,0 +1,10635 @@ + + + xilinx.com + customized_ip + rdback_fifo + 1.0 + + + M_AXIS + + + + + + + TDATA + + + m_axis_tdata + + + + + TDEST + + + m_axis_tdest + + + + + TID + + + m_axis_tid + + + + + TKEEP + + + m_axis_tkeep + + + + + TLAST + + + m_axis_tlast + + + + + TREADY + + + m_axis_tready + + + + + TSTRB + + + m_axis_tstrb + + + + + TUSER + + + m_axis_tuser + + + + + TVALID + + + m_axis_tvalid + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S_AXIS + + + + + + + TDATA + + + s_axis_tdata + + + + + TDEST + + + s_axis_tdest + + + + + TID + + + s_axis_tid + + + + + TKEEP + + + s_axis_tkeep + + + + + TLAST + + + s_axis_tlast + + + + + TREADY + + + s_axis_tready + + + + + TSTRB + + + s_axis_tstrb + + + + + TUSER + + + s_axis_tuser + + + + + TVALID + + + s_axis_tvalid + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S_AXI + + + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARCACHE + + + s_axi_arcache + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARLOCK + + + s_axi_arlock + + + + + ARPROT + + + s_axi_arprot + + + + + ARQOS + + + s_axi_arqos + + + + + ARREADY + + + s_axi_arready + + + + + ARREGION + + + s_axi_arregion + + + + + ARSIZE + + + s_axi_arsize + + + + + ARUSER + + + s_axi_aruser + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWCACHE + + + s_axi_awcache + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWLOCK + + + s_axi_awlock + + + + + AWPROT + + + s_axi_awprot + + + + + AWQOS + + + s_axi_awqos + + + + + AWREADY + + + s_axi_awready + + + + + AWREGION + + + s_axi_awregion + + + + + AWSIZE + + + s_axi_awsize + + + + + AWUSER + + + s_axi_awuser + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BUSER + + + s_axi_buser + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RUSER + + + s_axi_ruser + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WID + + + s_axi_wid + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WUSER + + + s_axi_wuser + + + + + WVALID + + + s_axi_wvalid + + + + + + BD_ATTRIBUTE.TYPE + INTERIOR + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + M_AXI + + + + + + + ARADDR + + + m_axi_araddr + + + + + ARBURST + + + m_axi_arburst + + + + + ARCACHE + + + m_axi_arcache + + + + + ARID + + + m_axi_arid + + + + + ARLEN + + + m_axi_arlen + + + + + ARLOCK + + + m_axi_arlock + + + + + ARPROT + + + m_axi_arprot + + + + + ARQOS + + + m_axi_arqos + + + + + ARREADY + + + m_axi_arready + + + + + ARREGION + + + m_axi_arregion + + + + + ARSIZE + + + m_axi_arsize + + + + + ARUSER + + + m_axi_aruser + + + + + ARVALID + + + m_axi_arvalid + + + + + AWADDR + + + m_axi_awaddr + + + + + AWBURST + + + m_axi_awburst + + + + + AWCACHE + + + m_axi_awcache + + + + + AWID + + + m_axi_awid + + + + + AWLEN + + + m_axi_awlen + + + + + AWLOCK + + + m_axi_awlock + + + + + AWPROT + + + m_axi_awprot + + + + + AWQOS + + + m_axi_awqos + + + + + AWREADY + + + m_axi_awready + + + + + AWREGION + + + m_axi_awregion + + + + + AWSIZE + + + m_axi_awsize + + + + + AWUSER + + + m_axi_awuser + + + + + AWVALID + + + m_axi_awvalid + + + + + BID + + + m_axi_bid + + + + + BREADY + + + m_axi_bready + + + + + BRESP + + + m_axi_bresp + + + + + BUSER + + + m_axi_buser + + + + + BVALID + + + m_axi_bvalid + + + + + RDATA + + + m_axi_rdata + + + + + RID + + + m_axi_rid + + + + + RLAST + + + m_axi_rlast + + + + + RREADY + + + m_axi_rready + + + + + RRESP + + + m_axi_rresp + + + + + RUSER + + + m_axi_ruser + + + + + RVALID + + + m_axi_rvalid + + + + + WDATA + + + m_axi_wdata + + + + + WID + + + m_axi_wid + + + + + WLAST + + + m_axi_wlast + + + + + WREADY + + + m_axi_wready + + + + + WSTRB + + + m_axi_wstrb + + + + + WUSER + + + m_axi_wuser + + + + + WVALID + + + m_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + core_clk + + + + + + + CLK + + + clk + + + + + + FREQ_HZ + clock frequency + specify frequency of the clock connected to port clk + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + true + + + + + + master_aclk + + + + + + + CLK + + + m_aclk + + + + + + ASSOCIATED_BUSIF + M_AXIS:M_AXI + + + FREQ_HZ + m_aclk frequency + specify frequency of the clock connected to port m_aclk + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + slave_aclk + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + S_AXIS:S_AXI + + + ASSOCIATED_RESET + s_aresetn + + + FREQ_HZ + s_aclk frequency + specify frequency of the clock connected to port m_aclk + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + + false + + + + + + write_clk + + + + + + + CLK + + + wr_clk + + + + + + FREQ_HZ + write clock frequency + specify frequency of the clock connected to port wr_clk + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + read_clk + + + + + + + CLK + + + rd_clk + + + + + + FREQ_HZ + read clock frequency + specify frequency of the clock connected to port rd_clk + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + slave_aresetn + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + + false + + + + + + FIFO_WRITE + FIFO_WRITE + + + + + + + ALMOST_FULL + + + almost_full + + + + + FULL + + + full + + + + + WR_DATA + + + din + + + + + WR_EN + + + wr_en + + + + + + + true + + + + + + FIFO_READ + FIFO_READ + + + + + + + ALMOST_EMPTY + + + almost_empty + + + + + EMPTY + + + empty + + + + + RD_DATA + + + dout + + + + + RD_EN + + + rd_en + + + + + + + true + + + + + + + + + backup + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + backup_marker + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + srst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + wr_clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + wr_rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rd_clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rd_rst + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + din + + in + + 511 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + wr_en + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rd_en + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + prog_empty_thresh + + in + + 10 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + prog_empty_thresh_assert + + in + + 10 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + prog_empty_thresh_negate + + in + + 10 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + prog_full_thresh + + in + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + prog_full_thresh_assert + + in + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + prog_full_thresh_negate + + in + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + int_clk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + sleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + dout + + out + + 255 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + full + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + true + + + + + + almost_full + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + wr_ack + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + overflow + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + empty + + out + + + std_logic + dummy_view + + + + 0x1 + + + + + + true + + + + + + almost_empty + + out + + + std_logic + dummy_view + + + + 0x1 + + + + + + false + + + + + + valid + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + true + + + + + + underflow + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + data_count + + out + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + rd_data_count + + out + + 10 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + wr_data_count + + out + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + prog_full + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + true + + + + + + prog_empty + + out + + + std_logic + dummy_view + + + + 0x1 + + + + + + false + + + + + + sbiterr + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + dbiterr + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + wr_rst_busy + + out + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rd_rst_busy + + out + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + m_aclk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_aclk + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + m_aclk_en + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_aclk_en + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awlock + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awcache + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awprot + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awqos + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awregion + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awuser + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_axi_wid + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wdata + + in + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wstrb + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wuser + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_axi_bid + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_buser + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_awid + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_awaddr + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_awlen + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_awsize + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_awburst + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_awlock + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_awcache + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_awprot + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_awqos + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_awregion + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_awuser + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_awvalid + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + m_axi_awready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_wid + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_wdata + + out + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_wstrb + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_wlast + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + m_axi_wuser + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_wvalid + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + m_axi_wready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_bid + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_bresp + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_buser + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_bvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_bready + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_axi_arid + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arlock + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arcache + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arprot + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arqos + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arregion + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_aruser + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_axi_rid + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_rdata + + out + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_axi_ruser + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_arid + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_araddr + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_arlen + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_arsize + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_arburst + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_arlock + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_arcache + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_arprot + + out + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_arqos + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_arregion + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_aruser + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_arvalid + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + m_axi_arready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_rid + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_rdata + + in + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_rresp + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_rlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_ruser + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_rvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + m_axi_rready + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_axis_tvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axis_tready + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_axis_tdata + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axis_tstrb + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axis_tkeep + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axis_tlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axis_tid + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axis_tdest + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axis_tuser + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axis_tvalid + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + m_axis_tready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + m_axis_tdata + + out + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axis_tstrb + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axis_tkeep + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axis_tlast + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + m_axis_tid + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axis_tdest + + out + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + m_axis_tuser + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_aw_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + axi_aw_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + axi_aw_prog_full_thresh + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_aw_prog_empty_thresh + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_aw_data_count + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_aw_wr_data_count + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_aw_rd_data_count + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_aw_sbiterr + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_aw_dbiterr + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_aw_overflow + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_aw_underflow + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_aw_prog_full + + out + + + STD_LOGIC + dummy_view + + + + 0 + + + + + + false + + + + + + axi_aw_prog_empty + + out + + + STD_LOGIC + dummy_view + + + + 1 + + + + + + false + + + + + + axi_w_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + axi_w_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + axi_w_prog_full_thresh + + in + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_w_prog_empty_thresh + + in + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_w_data_count + + out + + 10 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_w_wr_data_count + + out + + 10 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_w_rd_data_count + + out + + 10 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_w_sbiterr + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_w_dbiterr + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_w_overflow + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_w_underflow + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_w_prog_full + + out + + + STD_LOGIC + dummy_view + + + + 0 + + + + + + false + + + + + + axi_w_prog_empty + + out + + + STD_LOGIC + dummy_view + + + + 1 + + + + + + false + + + + + + axi_b_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + axi_b_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + axi_b_prog_full_thresh + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_b_prog_empty_thresh + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_b_data_count + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_b_wr_data_count + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_b_rd_data_count + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_b_sbiterr + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_b_dbiterr + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_b_overflow + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_b_underflow + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_b_prog_full + + out + + + STD_LOGIC + dummy_view + + + + 0 + + + + + + false + + + + + + axi_b_prog_empty + + out + + + STD_LOGIC + dummy_view + + + + 1 + + + + + + false + + + + + + axi_ar_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + axi_ar_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + axi_ar_prog_full_thresh + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_ar_prog_empty_thresh + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_ar_data_count + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_ar_wr_data_count + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_ar_rd_data_count + + out + + 4 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_ar_sbiterr + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_ar_dbiterr + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_ar_overflow + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_ar_underflow + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_ar_prog_full + + out + + + STD_LOGIC + dummy_view + + + + 0 + + + + + + false + + + + + + axi_ar_prog_empty + + out + + + STD_LOGIC + dummy_view + + + + 1 + + + + + + false + + + + + + axi_r_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + axi_r_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + axi_r_prog_full_thresh + + in + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_r_prog_empty_thresh + + in + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_r_data_count + + out + + 10 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_r_wr_data_count + + out + + 10 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_r_rd_data_count + + out + + 10 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axi_r_sbiterr + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_r_dbiterr + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_r_overflow + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_r_underflow + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axi_r_prog_full + + out + + + STD_LOGIC + dummy_view + + + + 0 + + + + + + false + + + + + + axi_r_prog_empty + + out + + + STD_LOGIC + dummy_view + + + + 1 + + + + + + false + + + + + + axis_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + axis_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + axis_prog_full_thresh + + in + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axis_prog_empty_thresh + + in + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axis_data_count + + out + + 10 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axis_wr_data_count + + out + + 10 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axis_rd_data_count + + out + + 10 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + axis_sbiterr + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axis_dbiterr + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axis_overflow + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axis_underflow + + out + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + axis_prog_full + + out + + + STD_LOGIC + dummy_view + + + + 0 + + + + + + false + + + + + + axis_prog_empty + + out + + + STD_LOGIC + dummy_view + + + + 1 + + + + + + false + + + + + + + + C_COMMON_CLOCK + 1 + + + C_SELECT_XPM + 0 + + + C_COUNT_TYPE + 0 + + + C_DATA_COUNT_WIDTH + 10 + + + C_DEFAULT_VALUE + BlankString + + + C_DIN_WIDTH + 512 + + + C_DOUT_RST_VAL + 0 + + + C_DOUT_WIDTH + 256 + + + C_ENABLE_RLOCS + 0 + + + C_FAMILY + virtexuplus + + + C_FULL_FLAGS_RST_VAL + 0 + + + C_HAS_ALMOST_EMPTY + 0 + + + C_HAS_ALMOST_FULL + 0 + + + C_HAS_BACKUP + 0 + + + C_HAS_DATA_COUNT + 0 + + + C_HAS_INT_CLK + 0 + + + C_HAS_MEMINIT_FILE + 0 + + + C_HAS_OVERFLOW + 0 + + + C_HAS_RD_DATA_COUNT + 0 + + + C_HAS_RD_RST + 0 + + + C_HAS_RST + 0 + + + C_HAS_SRST + 1 + + + C_HAS_UNDERFLOW + 0 + + + C_HAS_VALID + 1 + + + C_HAS_WR_ACK + 0 + + + C_HAS_WR_DATA_COUNT + 0 + + + C_HAS_WR_RST + 0 + + + C_IMPLEMENTATION_TYPE + 6 + + + C_INIT_WR_PNTR_VAL + 0 + + + C_MEMORY_TYPE + 4 + + + C_MIF_FILE_NAME + BlankString + + + C_OPTIMIZATION_MODE + 0 + + + C_OVERFLOW_LOW + 0 + + + C_PRELOAD_LATENCY + 0 + + + C_PRELOAD_REGS + 1 + + + C_PRIM_FIFO_TYPE + 1kx36 + + + C_PROG_EMPTY_THRESH_ASSERT_VAL + 4 + + + C_PROG_EMPTY_THRESH_NEGATE_VAL + 5 + + + C_PROG_EMPTY_TYPE + 0 + + + C_PROG_FULL_THRESH_ASSERT_VAL + 800 + + + C_PROG_FULL_THRESH_NEGATE_VAL + 799 + + + C_PROG_FULL_TYPE + 1 + + + C_RD_DATA_COUNT_WIDTH + 11 + + + C_RD_DEPTH + 2048 + + + C_RD_FREQ + 1 + + + C_RD_PNTR_WIDTH + 11 + + + C_UNDERFLOW_LOW + 0 + + + C_USE_DOUT_RST + 1 + + + C_USE_ECC + 0 + + + C_USE_EMBEDDED_REG + 1 + + + C_USE_PIPELINE_REG + 0 + + + C_POWER_SAVING_MODE + 0 + + + C_USE_FIFO16_FLAGS + 0 + + + C_USE_FWFT_DATA_COUNT + 0 + + + C_VALID_LOW + 0 + + + C_WR_ACK_LOW + 0 + + + C_WR_DATA_COUNT_WIDTH + 10 + + + C_WR_DEPTH + 1024 + + + C_WR_FREQ + 1 + + + C_WR_PNTR_WIDTH + 10 + + + C_WR_RESPONSE_LATENCY + 1 + + + C_MSGON_VAL + 1 + + + C_ENABLE_RST_SYNC + 1 + + + C_EN_SAFETY_CKT + 0 + + + C_ERROR_INJECTION_TYPE + 0 + + + C_SYNCHRONIZER_STAGE + 2 + + + C_INTERFACE_TYPE + 0 + + + C_AXI_TYPE + 1 + + + C_HAS_AXI_WR_CHANNEL + 1 + + + C_HAS_AXI_RD_CHANNEL + 1 + + + C_HAS_SLAVE_CE + 0 + + + C_HAS_MASTER_CE + 0 + + + C_ADD_NGC_CONSTRAINT + 0 + + + C_USE_COMMON_OVERFLOW + 0 + + + C_USE_COMMON_UNDERFLOW + 0 + + + C_USE_DEFAULT_SETTINGS + 0 + + + C_AXI_ID_WIDTH + 1 + + + C_AXI_ADDR_WIDTH + 32 + + + C_AXI_DATA_WIDTH + 64 + + + C_AXI_LEN_WIDTH + 8 + + + C_AXI_LOCK_WIDTH + 1 + + + C_HAS_AXI_ID + 0 + + + C_HAS_AXI_AWUSER + 0 + + + C_HAS_AXI_WUSER + 0 + + + C_HAS_AXI_BUSER + 0 + + + C_HAS_AXI_ARUSER + 0 + + + C_HAS_AXI_RUSER + 0 + + + C_AXI_ARUSER_WIDTH + 1 + + + C_AXI_AWUSER_WIDTH + 1 + + + C_AXI_WUSER_WIDTH + 1 + + + C_AXI_BUSER_WIDTH + 1 + + + C_AXI_RUSER_WIDTH + 1 + + + C_HAS_AXIS_TDATA + 1 + + + C_HAS_AXIS_TID + 0 + + + C_HAS_AXIS_TDEST + 0 + + + C_HAS_AXIS_TUSER + 1 + + + C_HAS_AXIS_TREADY + 1 + + + C_HAS_AXIS_TLAST + 0 + + + C_HAS_AXIS_TSTRB + 0 + + + C_HAS_AXIS_TKEEP + 0 + + + C_AXIS_TDATA_WIDTH + 8 + + + C_AXIS_TID_WIDTH + 1 + + + C_AXIS_TDEST_WIDTH + 1 + + + C_AXIS_TUSER_WIDTH + 4 + + + C_AXIS_TSTRB_WIDTH + 1 + + + C_AXIS_TKEEP_WIDTH + 1 + + + C_WACH_TYPE + 0 + + + C_WDCH_TYPE + 0 + + + C_WRCH_TYPE + 0 + + + C_RACH_TYPE + 0 + + + C_RDCH_TYPE + 0 + + + C_AXIS_TYPE + 0 + + + C_IMPLEMENTATION_TYPE_WACH + 1 + + + C_IMPLEMENTATION_TYPE_WDCH + 1 + + + C_IMPLEMENTATION_TYPE_WRCH + 1 + + + C_IMPLEMENTATION_TYPE_RACH + 1 + + + C_IMPLEMENTATION_TYPE_RDCH + 1 + + + C_IMPLEMENTATION_TYPE_AXIS + 1 + + + C_APPLICATION_TYPE_WACH + 0 + + + C_APPLICATION_TYPE_WDCH + 0 + + + C_APPLICATION_TYPE_WRCH + 0 + + + C_APPLICATION_TYPE_RACH + 0 + + + C_APPLICATION_TYPE_RDCH + 0 + + + C_APPLICATION_TYPE_AXIS + 0 + + + C_PRIM_FIFO_TYPE_WACH + 512x36 + + + C_PRIM_FIFO_TYPE_WDCH + 512x72 + + + C_PRIM_FIFO_TYPE_WRCH + 512x36 + + + C_PRIM_FIFO_TYPE_RACH + 512x36 + + + C_PRIM_FIFO_TYPE_RDCH + 512x72 + + + C_PRIM_FIFO_TYPE_AXIS + 1kx18 + + + C_USE_ECC_WACH + 0 + + + C_USE_ECC_WDCH + 0 + + + C_USE_ECC_WRCH + 0 + + + C_USE_ECC_RACH + 0 + + + C_USE_ECC_RDCH + 0 + + + C_USE_ECC_AXIS + 0 + + + C_ERROR_INJECTION_TYPE_WACH + 0 + + + C_ERROR_INJECTION_TYPE_WDCH + 0 + + + C_ERROR_INJECTION_TYPE_WRCH + 0 + + + C_ERROR_INJECTION_TYPE_RACH + 0 + + + C_ERROR_INJECTION_TYPE_RDCH + 0 + + + C_ERROR_INJECTION_TYPE_AXIS + 0 + + + C_DIN_WIDTH_WACH + 1 + + + C_DIN_WIDTH_WDCH + 64 + + + C_DIN_WIDTH_WRCH + 2 + + + C_DIN_WIDTH_RACH + 32 + + + C_DIN_WIDTH_RDCH + 64 + + + C_DIN_WIDTH_AXIS + 1 + + + C_WR_DEPTH_WACH + 16 + + + C_WR_DEPTH_WDCH + 1024 + + + C_WR_DEPTH_WRCH + 16 + + + C_WR_DEPTH_RACH + 16 + + + C_WR_DEPTH_RDCH + 1024 + + + C_WR_DEPTH_AXIS + 1024 + + + C_WR_PNTR_WIDTH_WACH + 4 + + + C_WR_PNTR_WIDTH_WDCH + 10 + + + C_WR_PNTR_WIDTH_WRCH + 4 + + + C_WR_PNTR_WIDTH_RACH + 4 + + + C_WR_PNTR_WIDTH_RDCH + 10 + + + C_WR_PNTR_WIDTH_AXIS + 10 + + + C_HAS_DATA_COUNTS_WACH + 0 + + + C_HAS_DATA_COUNTS_WDCH + 0 + + + C_HAS_DATA_COUNTS_WRCH + 0 + + + C_HAS_DATA_COUNTS_RACH + 0 + + + C_HAS_DATA_COUNTS_RDCH + 0 + + + C_HAS_DATA_COUNTS_AXIS + 0 + + + C_HAS_PROG_FLAGS_WACH + 0 + + + C_HAS_PROG_FLAGS_WDCH + 0 + + + C_HAS_PROG_FLAGS_WRCH + 0 + + + C_HAS_PROG_FLAGS_RACH + 0 + + + C_HAS_PROG_FLAGS_RDCH + 0 + + + C_HAS_PROG_FLAGS_AXIS + 0 + + + C_PROG_FULL_TYPE_WACH + 0 + + + C_PROG_FULL_TYPE_WDCH + 0 + + + C_PROG_FULL_TYPE_WRCH + 0 + + + C_PROG_FULL_TYPE_RACH + 0 + + + C_PROG_FULL_TYPE_RDCH + 0 + + + C_PROG_FULL_TYPE_AXIS + 0 + + + C_PROG_FULL_THRESH_ASSERT_VAL_WACH + 1023 + + + C_PROG_FULL_THRESH_ASSERT_VAL_WDCH + 1023 + + + C_PROG_FULL_THRESH_ASSERT_VAL_WRCH + 1023 + + + C_PROG_FULL_THRESH_ASSERT_VAL_RACH + 1023 + + + C_PROG_FULL_THRESH_ASSERT_VAL_RDCH + 1023 + + + C_PROG_FULL_THRESH_ASSERT_VAL_AXIS + 1023 + + + C_PROG_EMPTY_TYPE_WACH + 0 + + + C_PROG_EMPTY_TYPE_WDCH + 0 + + + C_PROG_EMPTY_TYPE_WRCH + 0 + + + C_PROG_EMPTY_TYPE_RACH + 0 + + + C_PROG_EMPTY_TYPE_RDCH + 0 + + + C_PROG_EMPTY_TYPE_AXIS + 0 + + + C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH + 1022 + + + C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH + 1022 + + + C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH + 1022 + + + C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH + 1022 + + + C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH + 1022 + + + C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS + 1022 + + + C_REG_SLICE_MODE_WACH + 0 + + + C_REG_SLICE_MODE_WDCH + 0 + + + C_REG_SLICE_MODE_WRCH + 0 + + + C_REG_SLICE_MODE_RACH + 0 + + + C_REG_SLICE_MODE_RDCH + 0 + + + C_REG_SLICE_MODE_AXIS + 0 + + + + + + choice_list_087d29fa + 0 + 1 + 2 + 4 + 8 + 16 + 32 + 64 + 128 + 256 + 512 + + + choice_list_165ed04b + 64 + + + choice_list_22f447d7 + 64 + 128 + 256 + 512 + 1024 + + + choice_list_62eb4a48 + 512 + 1024 + 2048 + 4096 + 8192 + + + choice_list_6727dfa6 + 1 + 0 + + + choice_list_8af5a703 + 0 + 1 + + + choice_list_bf1143fa + 16 + 32 + 64 + 128 + 256 + 512 + 1024 + 2048 + 4096 + 8192 + 16384 + 32768 + 65536 + 131072 + + + choice_pairs_08e28d5f + Active_High + Active_Low + + + choice_pairs_0d7cd34d + Common_Clock_Builtin_FIFO + Common_Clock_Block_RAM + Common_Clock_Distributed_RAM + Common_Clock_Shift_Register + Independent_Clocks_Builtin_FIFO + Independent_Clocks_Block_RAM + Independent_Clocks_Distributed_RAM + + + choice_pairs_19452de4 + No_Programmable_Empty_Threshold + Single_Programmable_Empty_Threshold_Constant + + + choice_pairs_3c123ec0 + Common_Clock_Block_RAM + Common_Clock_Distributed_RAM + + + choice_pairs_40558afa + No_Programmable_Full_Threshold + Single_Programmable_Full_Threshold_Constant + + + choice_pairs_53eba4dc + Native + AXI_MEMORY_MAPPED + AXI_STREAM + + + choice_pairs_5548b404 + Common_Clock + Independent_Clock + + + choice_pairs_5f1451ad + Standard_FIFO + First_Word_Fall_Through + + + choice_pairs_619f3529 + AXI4 + AXI3 + AXI4_Lite + + + choice_pairs_8334cf20 + Data_FIFO + Packet_FIFO + Low_Latency_Data_FIFO + + + choice_pairs_9b232fe1 + Slave_Interface_Clock_Enable + Master_Interface_Clock_Enable + + + choice_pairs_a8c5818a + Fully_Registered + Light_Weight + + + choice_pairs_b3e9d19b + FIFO + Register_Slice + Pass_Through_Wire + + + choice_pairs_bec132cf + FIFO + Register_Slice + + + choice_pairs_c94a1851 + Hard_ECC + Soft_ECC + + + choice_pairs_ccb14e2b + READ_WRITE + READ_ONLY + WRITE_ONLY + + + choice_pairs_eb98f74b + No_Programmable_Empty_Threshold + Single_Programmable_Empty_Threshold_Constant + Single_Programmable_Empty_Threshold_Input_Port + + + choice_pairs_ec2b452f + No_Programmable_Full_Threshold + Single_Programmable_Full_Threshold_Constant + Single_Programmable_Full_Threshold_Input_Port + + + choice_pairs_ef3e87e1 + Embedded_Reg + + + choice_pairs_f78383bc + Synchronous_Reset + + + The FIFO Generator is a parameterizable first-in/first-out memory queue generator. Use it to generate resource and performance optimized FIFOs with common or independent read/write clock domains, and optional fixed or programmable full and empty flags and handshaking signals. Choose from a selection of memory resource types for implementation. Optional Hamming code based error detection and correction as well as error injection capability for system test help to insure data integrity. FIFO width and depth are parameterizable, and for native interface FIFOs, asymmetric read and write port widths are also supported. + + + Component_Name + rdback_fifo + + + + true + + + + + + Fifo_Implementation + Common_Clock_Builtin_FIFO + + + + true + + + + + + synchronization_stages + 2 + + + + true + + + + + + synchronization_stages_axi + 2 + + + + true + + + + + + INTERFACE_TYPE + Native + + + + true + + + + + + Performance_Options + First_Word_Fall_Through + + + + true + + + + + + asymmetric_port_width + true + + + + true + + + + + + Input_Data_Width + 512 + + + + true + + + + + + Input_Depth + 1024 + + + + true + + + + + + Output_Data_Width + 256 + + + + true + + + + + + Output_Depth + 2048 + + + + false + + + + + + Enable_ECC + false + + + + false + + + + + + Use_Embedded_Registers + true + + + + true + + + + + + Reset_Pin + true + + + + false + + + + + + Enable_Reset_Synchronization + true + + + + false + + + + + + Reset_Type + Synchronous_Reset + + + + false + + + + + + Full_Flags_Reset_Value + 0 + + + + false + + + + + + Use_Dout_Reset + true + + + + false + + + + + + Dout_Reset_Value + 0 + + + + true + + + + + + dynamic_power_saving + false + + + + true + + + + + + Almost_Full_Flag + false + + + + false + + + + + + Almost_Empty_Flag + false + + + + false + + + + + + Valid_Flag + true + + + + true + + + + + + Valid_Sense + Active_High + + + + true + + + + + + Underflow_Flag + false + + + + true + + + + + + Underflow_Sense + Active_High + + + + false + + + + + + Write_Acknowledge_Flag + false + + + + true + + + + + + Write_Acknowledge_Sense + Active_High + + + + false + + + + + + Overflow_Flag + false + + + + true + + + + + + Overflow_Sense + Active_High + + + + false + + + + + + Inject_Sbit_Error + false + + + + false + + + + + + Inject_Dbit_Error + false + + + + false + + + + + + ecc_pipeline_reg + false + + + + false + + + + + + Use_Extra_Logic + false + + + + false + + + + + + Data_Count + false + + + + false + + + + + + Data_Count_Width + 10 + + + + false + + + + + + Write_Data_Count + false + + + + false + + + + + + Write_Data_Count_Width + 10 + + + + false + + + + + + Read_Data_Count + false + + + + false + + + + + + Read_Data_Count_Width + 11 + + + + false + + + + + + Disable_Timing_Violations + false + + + + false + + + + + + Read_Clock_Frequency + 1 + + + + false + + + + + + Write_Clock_Frequency + 1 + + + + false + + + + + + Programmable_Full_Type + Single_Programmable_Full_Threshold_Constant + + + + true + + + + + + Full_Threshold_Assert_Value + 800 + + + + true + + + + + + Full_Threshold_Negate_Value + 799 + + + + false + + + + + + Programmable_Empty_Type + No_Programmable_Empty_Threshold + + + + true + + + + + + Empty_Threshold_Assert_Value + 4 + + + + false + + + + + + Empty_Threshold_Negate_Value + 5 + + + + false + + + + + + PROTOCOL + AXI4 + + + + false + + + + + + Clock_Type_AXI + Common_Clock + + + + true + + + + + + HAS_ACLKEN + false + + + + false + + + + + + Clock_Enable_Type + Slave_Interface_Clock_Enable + + + + false + + + + + + READ_WRITE_MODE + READ_WRITE + + + + true + + + + + + ID_WIDTH + 0 + + + + false + + + + + + ADDRESS_WIDTH + 32 + + + + false + + + + + + DATA_WIDTH + 64 + + + + false + + + + + + AWUSER_Width + 0 + + + + false + + + + + + WUSER_Width + 0 + + + + false + + + + + + BUSER_Width + 0 + + + + false + + + + + + ARUSER_Width + 0 + + + + false + + + + + + RUSER_Width + 0 + + + + false + + + + + + TDATA_NUM_BYTES + 1 + + + + true + + + + + + TID_WIDTH + 0 + + + + false + + + + + + TDEST_WIDTH + 0 + + + + false + + + + + + TUSER_WIDTH + 4 + + + + false + + + + + + Enable_TREADY + true + + + + false + + + + + + Enable_TLAST + false + + + + true + + + + + + HAS_TSTRB + false + + + + false + + + + + + TSTRB_WIDTH + 1 + + + + false + + + + + + HAS_TKEEP + false + + + + false + + + + + + TKEEP_WIDTH + 1 + + + + false + + + + + + wach_type + Configuration Options + FIFO + + + + true + + + + + + FIFO_Implementation_wach + Common_Clock_Block_RAM + + + + true + + + + + + FIFO_Application_Type_wach + FIFO Application Type + Data_FIFO + + + + false + + + + + + Enable_ECC_wach + false + + + + false + + + + + + Inject_Sbit_Error_wach + Single Bit Error Injection + false + + + + false + + + + + + Inject_Dbit_Error_wach + false + + + + false + + + + + + Input_Depth_wach + 16 + + + + true + + + + + + Enable_Data_Counts_wach + false + + + + false + + + + + + Programmable_Full_Type_wach + Deassert READY When + No_Programmable_Full_Threshold + + + + false + + + + + + Full_Threshold_Assert_Value_wach + Full Threshold Assert Value + 1023 + + + + false + + + + + + Programmable_Empty_Type_wach + Deassert VALID When + No_Programmable_Empty_Threshold + + + + false + + + + + + Empty_Threshold_Assert_Value_wach + Empty Threshold Assert Value + 1022 + + + + false + + + + + + wdch_type + Configuration Options + FIFO + + + + true + + + + + + FIFO_Implementation_wdch + FIFO Implementation Type + Common_Clock_Block_RAM + + + + true + + + + + + FIFO_Application_Type_wdch + FIFO Application Type + Data_FIFO + + + + false + + + + + + Enable_ECC_wdch + false + + + + false + + + + + + Inject_Sbit_Error_wdch + Single Bit Error Injection + false + + + + false + + + + + + Inject_Dbit_Error_wdch + false + + + + false + + + + + + Input_Depth_wdch + 1024 + + + + true + + + + + + Enable_Data_Counts_wdch + false + + + + false + + + + + + Programmable_Full_Type_wdch + Deassert READY When + No_Programmable_Full_Threshold + + + + false + + + + + + Full_Threshold_Assert_Value_wdch + Full Threshold Assert Value + 1023 + + + + false + + + + + + Programmable_Empty_Type_wdch + Deassert VALID When + No_Programmable_Empty_Threshold + + + + false + + + + + + Empty_Threshold_Assert_Value_wdch + Empty Threshold Assert Value + 1022 + + + + false + + + + + + wrch_type + Configuration Options + FIFO + + + + true + + + + + + FIFO_Implementation_wrch + FIFO Implementation Type + Common_Clock_Block_RAM + + + + true + + + + + + FIFO_Application_Type_wrch + FIFO Application Type + Data_FIFO + + + + false + + + + + + Enable_ECC_wrch + false + + + + false + + + + + + Inject_Sbit_Error_wrch + Single Bit Error Injection + false + + + + false + + + + + + Inject_Dbit_Error_wrch + false + + + + false + + + + + + Input_Depth_wrch + 16 + + + + true + + + + + + Enable_Data_Counts_wrch + false + + + + false + + + + + + Programmable_Full_Type_wrch + Deassert READY When + No_Programmable_Full_Threshold + + + + false + + + + + + Full_Threshold_Assert_Value_wrch + Full Threshold Assert Value + 1023 + + + + false + + + + + + Programmable_Empty_Type_wrch + Deassert VALID When + No_Programmable_Empty_Threshold + + + + false + + + + + + Empty_Threshold_Assert_Value_wrch + Empty Threshold Assert Value + 1022 + + + + false + + + + + + rach_type + Configuration Options + FIFO + + + + true + + + + + + FIFO_Implementation_rach + FIFO Implementation Type + Common_Clock_Block_RAM + + + + true + + + + + + FIFO_Application_Type_rach + FIFO Application Type + Data_FIFO + + + + false + + + + + + Enable_ECC_rach + false + + + + false + + + + + + Inject_Sbit_Error_rach + Single Bit Error Injection + false + + + + false + + + + + + Inject_Dbit_Error_rach + false + + + + false + + + + + + Input_Depth_rach + 16 + + + + true + + + + + + Enable_Data_Counts_rach + false + + + + false + + + + + + Programmable_Full_Type_rach + Deassert READY When + No_Programmable_Full_Threshold + + + + false + + + + + + Full_Threshold_Assert_Value_rach + Full Threshold Assert Value + 1023 + + + + false + + + + + + Programmable_Empty_Type_rach + Deassert VALID When + No_Programmable_Empty_Threshold + + + + false + + + + + + Empty_Threshold_Assert_Value_rach + Empty Threshold Assert Value + 1022 + + + + false + + + + + + rdch_type + Configuration Options + FIFO + + + + true + + + + + + FIFO_Implementation_rdch + FIFO Implementation Type + Common_Clock_Block_RAM + + + + true + + + + + + FIFO_Application_Type_rdch + FIFO Application Type + Data_FIFO + + + + false + + + + + + Enable_ECC_rdch + false + + + + false + + + + + + Inject_Sbit_Error_rdch + Single Bit Error Injection + false + + + + false + + + + + + Inject_Dbit_Error_rdch + false + + + + false + + + + + + Input_Depth_rdch + 1024 + + + + true + + + + + + Enable_Data_Counts_rdch + false + + + + false + + + + + + Programmable_Full_Type_rdch + Deassert READY When + No_Programmable_Full_Threshold + + + + false + + + + + + Full_Threshold_Assert_Value_rdch + Full Threshold Assert Value + 1023 + + + + false + + + + + + Programmable_Empty_Type_rdch + Deassert VALID When + No_Programmable_Empty_Threshold + + + + false + + + + + + Empty_Threshold_Assert_Value_rdch + Empty Threshold Assert Value + 1022 + + + + false + + + + + + axis_type + Configuration Options + FIFO + + + + true + + + + + + FIFO_Implementation_axis + FIFO Implementation Type + Common_Clock_Block_RAM + + + + true + + + + + + FIFO_Application_Type_axis + FIFO Application Type + Data_FIFO + + + + false + + + + + + Enable_ECC_axis + false + + + + false + + + + + + Inject_Sbit_Error_axis + Single Bit Error Injection + false + + + + false + + + + + + Inject_Dbit_Error_axis + Double Bit Error Injection + false + + + + false + + + + + + Input_Depth_axis + 1024 + + + + true + + + + + + Enable_Data_Counts_axis + false + + + + false + + + + + + Programmable_Full_Type_axis + Deassert READY When + No_Programmable_Full_Threshold + + + + false + + + + + + Full_Threshold_Assert_Value_axis + Full Threshold Assert Value + 1023 + + + + false + + + + + + Programmable_Empty_Type_axis + Deassert VALID When + No_Programmable_Empty_Threshold + + + + false + + + + + + Empty_Threshold_Assert_Value_axis + Empty Threshold Assert Value + 1022 + + + + false + + + + + + Register_Slice_Mode_wach + Register Slice Options + Fully_Registered + + + + true + + + + + + Register_Slice_Mode_wdch + Register Slice Options + Fully_Registered + + + + true + + + + + + Register_Slice_Mode_wrch + Register Slice Options + Fully_Registered + + + + true + + + + + + Register_Slice_Mode_rach + Register Slice Options + Fully_Registered + + + + true + + + + + + Register_Slice_Mode_rdch + Register Slice Options + Fully_Registered + + + + true + + + + + + Register_Slice_Mode_axis + Register Slice Options + Fully_Registered + + + + true + + + + + + Underflow_Flag_AXI + Underflow Flag + false + + + + false + + + + + + Underflow_Sense_AXI + Underflow (Read Error) + Active_High + + + + false + + + + + + Overflow_Flag_AXI + Overflow Flag + false + + + + false + + + + + + Overflow_Sense_AXI + Overflow (Write Error) + Active_High + + + + false + + + + + + Disable_Timing_Violations_AXI + false + + + + true + + + + + + Add_NGC_Constraint_AXI + false + + + + true + + + + + + Enable_Common_Underflow + false + + + + true + + + + + + Enable_Common_Overflow + false + + + + true + + + + + + enable_read_pointer_increment_by2 + false + + + + true + + + + + + Use_Embedded_Registers_axis + false + + + + false + + + + + + enable_low_latency + false + + + + false + + + + + + use_dout_register + false + + + + false + + + + + + Master_interface_Clock_enable_memory_mapped + false + + + + false + + + + + + Slave_interface_Clock_enable_memory_mapped + false + + + + false + + + + + + Output_Register_Type + Embedded_Reg + + + + true + + + + + + Enable_Safety_Circuit + false + + + + false + + + + + + Enable_ECC_Type + Hard_ECC + + + + false + + + + + + C_SELECT_XPM + 0 + + + + + FIFO Generator + + XPM_MEMORY + XPM_CDC + + 2 + + + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/scratchpad/scratchpad.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/scratchpad/scratchpad.xci new file mode 100644 index 0000000..b4ce5eb --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/scratchpad/scratchpad.xci @@ -0,0 +1,263 @@ + + + xilinx.com + xci + unknown + 1.0 + + + scratchpad + + + 4096 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + OTHER + NONE + 8192 + 32 + + OTHER + NONE + 8192 + 32 + + + 100000000 + 0.000 + 10 + 10 + 1 + 4 + 0 + 1 + 9 + 0 + 0 + 1 + NONE + 0 + 0 + 0 + ./ + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + Estimated Power for IP : 2.119075 mW + virtexuplus + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + scratchpad.mem + no_coe_file_loaded + 0 + 0 + 0 + 0 + 1 + 1024 + 1024 + 32 + 32 + 0 + 0 + CE + CE + ALL + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1024 + 1024 + WRITE_FIRST + WRITE_FIRST + 32 + 32 + virtexuplus + 4 + Memory_Slave + AXI4_Full + false + Minimum_Area + false + 9 + NONE + no_coe_file_loaded + ALL + scratchpad + false + false + false + false + false + false + false + false + false + Use_ENA_Pin + Always_Enabled + Single_Bit_Error_Injection + false + Native + false + no_mem_loaded + Single_Port_RAM + WRITE_FIRST + WRITE_FIRST + 0 + 0 + BRAM + 0 + 100 + 100 + 50 + 0 + 0 + 0 + 8kx2 + false + false + 32 + 32 + false + false + false + false + 0 + false + false + CE + CE + SYNC + false + false + false + false + false + false + false + 1024 + 32 + 32 + No_ECC + false + false + false + Stand_Alone + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 1 + TRUE + . + + . + 2018.2 + OUT_OF_CONTEXT + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/scratchpad/scratchpad.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/scratchpad/scratchpad.xml new file mode 100644 index 0000000..711e5ee --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/scratchpad/scratchpad.xml @@ -0,0 +1,4052 @@ + + + xilinx.com + customized_ip + scratchpad + 1.0 + + + CLK.ACLK + ACLK + AXI4 Interconnect Clock Input + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI + + + ASSOCIATED_RESET + s_aresetn + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.ARESETN + ARESETN + AXI4 Interconnect Reset Input + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + AXI_SLAVE_S_AXI + AXI_SLAVE + AXI_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + AXILite_SLAVE_S_AXI + AXILite_SLAVE + AXILite_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + BRAM_PORTA + BRAM_PORTA + BRAM_PORTA + + + + + + + ADDR + + + addra + + + + + CLK + + + clka + + + + + DIN + + + dina + + + + + DOUT + + + douta + + + + + EN + + + ena + + + + + RST + + + rsta + + + + + WE + + + wea + + + + + + MEM_SIZE + 8192 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + OTHER + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + + true + + + + + + BRAM_PORTB + BRAM_PORTB + BRAM_PORTB + + + + + + + ADDR + + + addrb + + + + + CLK + + + clkb + + + + + DIN + + + dinb + + + + + DOUT + + + doutb + + + + + EN + + + enb + + + + + RST + + + rstb + + + + + WE + + + web + + + + + + MEM_SIZE + 8192 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + OTHER + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + + false + + + + + + + + S_1 + + Mem0 + 0 + 4096 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + + + + clka + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rsta + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + ena + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regcea + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + wea + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addra + + in + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dina + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + douta + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + clkb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rstb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + enb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + regceb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + web + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + addrb + + in + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + dinb + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + doutb + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + eccpipece + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rdaddrecc + + out + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + sleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + deepsleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + shutdown + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rsta_busy + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rstb_busy + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_aclk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_wdata + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wstrb + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rdata + + out + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rdaddrecc + + out + + 9 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_XDEVICEFAMILY + virtexuplus + + + C_ELABORATION_DIR + ./ + + + C_INTERFACE_TYPE + 0 + + + C_AXI_TYPE + 1 + + + C_AXI_SLAVE_TYPE + 0 + + + C_USE_BRAM_BLOCK + 0 + + + C_ENABLE_32BIT_ADDRESS + 0 + + + C_CTRL_ECC_ALGO + NONE + + + C_HAS_AXI_ID + 0 + + + C_AXI_ID_WIDTH + 4 + + + C_MEM_TYPE + 0 + + + C_BYTE_SIZE + 9 + + + C_ALGORITHM + 1 + + + C_PRIM_TYPE + 1 + + + C_LOAD_INIT_FILE + 0 + + + C_INIT_FILE_NAME + no_coe_file_loaded + + + C_INIT_FILE + scratchpad.mem + + + C_USE_DEFAULT_DATA + 0 + + + C_DEFAULT_DATA + 0 + + + C_HAS_RSTA + 0 + + + C_RST_PRIORITY_A + CE + + + C_RSTRAM_A + 0 + + + C_INITA_VAL + 0 + + + C_HAS_ENA + 1 + + + C_HAS_REGCEA + 0 + + + C_USE_BYTE_WEA + 0 + + + C_WEA_WIDTH + 1 + + + C_WRITE_MODE_A + WRITE_FIRST + + + C_WRITE_WIDTH_A + 32 + + + C_READ_WIDTH_A + 32 + + + C_WRITE_DEPTH_A + 1024 + + + C_READ_DEPTH_A + 1024 + + + C_ADDRA_WIDTH + 10 + + + C_HAS_RSTB + 0 + + + C_RST_PRIORITY_B + CE + + + C_RSTRAM_B + 0 + + + C_INITB_VAL + 0 + + + C_HAS_ENB + 0 + + + C_HAS_REGCEB + 0 + + + C_USE_BYTE_WEB + 0 + + + C_WEB_WIDTH + 1 + + + C_WRITE_MODE_B + WRITE_FIRST + + + C_WRITE_WIDTH_B + 32 + + + C_READ_WIDTH_B + 32 + + + C_WRITE_DEPTH_B + 1024 + + + C_READ_DEPTH_B + 1024 + + + C_ADDRB_WIDTH + 10 + + + C_HAS_MEM_OUTPUT_REGS_A + 0 + + + C_HAS_MEM_OUTPUT_REGS_B + 0 + + + C_HAS_MUX_OUTPUT_REGS_A + 0 + + + C_HAS_MUX_OUTPUT_REGS_B + 0 + + + C_MUX_PIPELINE_STAGES + 0 + + + C_HAS_SOFTECC_INPUT_REGS_A + 0 + + + C_HAS_SOFTECC_OUTPUT_REGS_B + 0 + + + C_USE_SOFTECC + 0 + + + C_USE_ECC + 0 + + + C_EN_ECC_PIPE + 0 + + + C_HAS_INJECTERR + 0 + + + C_SIM_COLLISION_CHECK + ALL + + + C_COMMON_CLK + 0 + + + C_DISABLE_WARN_BHV_COLL + 0 + + + C_EN_SLEEP_PIN + 0 + + + C_USE_URAM + 0 + + + C_EN_RDADDRA_CHG + 0 + + + C_EN_RDADDRB_CHG + 0 + + + C_EN_DEEPSLEEP_PIN + 0 + + + C_EN_SHUTDOWN_PIN + 0 + + + C_EN_SAFETY_CKT + 0 + + + C_DISABLE_WARN_BHV_RANGE + 0 + + + C_COUNT_36K_BRAM + 1 + + + C_COUNT_18K_BRAM + 0 + + + C_EST_POWER_SUMMARY + Estimated Power for IP : 2.119075 mW + + + + + + choice_list_5453281d + Native + AXI4 + + + choice_list_5f2d7eda + 16kx1 + 8kx2 + 4kx4 + 2kx9 + 1kx18 + 512x36 + 256x72 + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_784e1e2a + 1 + 2 + 4 + 8 + 16 + 32 + 64 + 128 + 256 + 512 + 1024 + + + choice_list_89a27b2f + 8 + 9 + + + choice_list_c8df20f0 + NONE + ECCH32-7 + ECCH64-8 + ECCHSIAO32-7 + ECCHSIAO64-8 + ECCHSIAO128-9 + + + choice_list_e9412e2c + BRAM + URAM + + + choice_pairs_07c32259 + WRITE_FIRST + READ_FIRST + NO_CHANGE + + + choice_pairs_27c66b0d + Stand_Alone + BRAM_Controller + + + choice_pairs_2adcaf32 + SYNC + ASYNC + + + choice_pairs_2d73cdeb + Always_Enabled + Use_ENB_Pin + + + choice_pairs_3949ecbf + Always_Enabled + Use_ENA_Pin + + + choice_pairs_3e9ce7ae + Minimum_Area + Low_Power + Fixed_Primitives + + + choice_pairs_44b9b2d1 + ALL + NONE + WARNING_ONLY + GENERATE_X_ONLY + + + choice_pairs_63de7f78 + CE + SR + + + choice_pairs_716d2fba + Single_Bit_Error_Injection + Double_Bit_Error_Injection + Single_and_Double_Bit_Error_Injection + + + choice_pairs_b91edaa2 + Memory_Slave + Peripheral_Slave + + + choice_pairs_c1013cbe + No_ECC + Soft_ECC + BuiltIn_ECC + + + choice_pairs_e4c322cb + AXI4_Full + AXI4_Lite + + + choice_pairs_e932d933 + Single_Port_RAM + Simple_Dual_Port_RAM + True_Dual_Port_RAM + Single_Port_ROM + Dual_Port_ROM + + + The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement. It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write port widths, as well as cores which can perform simultaneous write operations to separate locations, and simultaneous read operations from the same location. For more information on differences in interface and feature support between this core and the Dual Port Block Memory and Single Port Block Memory LogiCOREs, please consult the data sheet. + + + Component_Name + scratchpad + + + + true + + + + + + Interface_Type + Native + + + + true + + + + + + AXI_Type + AXI4_Full + + + + true + + + + + + AXI_Slave_Type + Memory_Slave + + + + true + + + + + + Use_AXI_ID + false + + + + false + + + + + + AXI_ID_Width + 4 + + + + false + + + + + + Memory_Type + Single_Port_RAM + + + + true + + + + + + PRIM_type_to_Implement + BRAM + + + + true + + + + + + Enable_32bit_Address + false + + + + true + + + + + + ecctype + No_ECC + + + + false + + + + + + ECC + false + + + + false + + + + + + softecc + false + + + + false + + + + + + EN_SLEEP_PIN + false + + + + true + + + + + + EN_DEEPSLEEP_PIN + false + + + + false + + + + + + EN_SHUTDOWN_PIN + false + + + + false + + + + + + EN_ECC_PIPE + false + + + + false + + + + + + RD_ADDR_CHNG_A + false + + + + false + + + + + + RD_ADDR_CHNG_B + false + + + + false + + + + + + Use_Error_Injection_Pins + false + + + + false + + + + + + Error_Injection_Type + Single_Bit_Error_Injection + + + + false + + + + + + Use_Byte_Write_Enable + false + + + + true + + + + + + Byte_Size + 9 + + + + false + + + + + + Algorithm + Minimum_Area + + + + true + + + + + + Primitive + 8kx2 + + + + false + + + + + + Assume_Synchronous_Clk + false + + + + false + + + + + + Write_Width_A + 32 + + + + true + + + + + + Write_Depth_A + 1024 + + + + true + + + + + + Read_Width_A + 32 + + + + true + + + + + + Operating_Mode_A + WRITE_FIRST + + + + true + + + + + + Enable_A + Use_ENA_Pin + + + + true + + + + + + Write_Width_B + 32 + + + + false + + + + + + Read_Width_B + 32 + + + + false + + + + + + Operating_Mode_B + WRITE_FIRST + + + + false + + + + + + Enable_B + Always_Enabled + + + + false + + + + + + Register_PortA_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortA_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEA_Pin + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Primitives + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Core + false + + + + false + + + + + + Use_REGCEB_Pin + false + + + + false + + + + + + register_porta_input_of_softecc + false + + + + false + + + + + + register_portb_output_of_softecc + false + + + + false + + + + + + Pipeline_Stages + 0 + + + + false + + + + + + Load_Init_File + false + + + + true + + + + + + Coe_File + no_coe_file_loaded + + + + false + + + + + + Fill_Remaining_Memory_Locations + false + + + + true + + + + + + Remaining_Memory_Locations + 0 + + + + false + + + + + + Use_RSTA_Pin + false + + + + true + + + + + + Reset_Memory_Latch_A + false + + + + false + + + + + + Reset_Priority_A + CE + + + + false + + + + + + Output_Reset_Value_A + 0 + + + + false + + + + + + Use_RSTB_Pin + false + + + + false + + + + + + Reset_Memory_Latch_B + false + + + + false + + + + + + Reset_Priority_B + CE + + + + false + + + + + + Output_Reset_Value_B + 0 + + + + false + + + + + + Reset_Type + SYNC + + + + false + + + + + + Additional_Inputs_for_Power_Estimation + false + + + + true + + + + + + Port_A_Clock + 100 + + + + true + + + + + + Port_A_Write_Rate + 50 + + + + true + + + + + + Port_B_Clock + 0 + + + + true + + + + + + Port_B_Write_Rate + 0 + + + + true + + + + + + Port_A_Enable_Rate + 100 + + + + true + + + + + + Port_B_Enable_Rate + 0 + + + + true + + + + + + Collision_Warnings + ALL + + + + true + + + + + + Disable_Collision_Warnings + false + + + + true + + + + + + Disable_Out_of_Range_Warnings + false + + + + true + + + + + + use_bram_block + Stand_Alone + + + + true + + + + + + MEM_FILE + no_mem_loaded + + + + true + + + + + + CTRL_ECC_ALGO + NONE + + + + true + + + + + + EN_SAFETY_CKT + false + + + + false + + + + + + + + Block Memory Generator + + XPM_MEMORY + + 1 + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_0/ip_0/xdma_pcie4_ip_gt.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_0/ip_0/xdma_pcie4_ip_gt.xci new file mode 100644 index 0000000..8190fd6 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_0/ip_0/xdma_pcie4_ip_gt.xci @@ -0,0 +1,1430 @@ + + + xilinx.com + xci + unknown + 1.0 + + + xdma_pcie4_ip_gt + + + "000000000000000000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" + 2 + 2500.0 + 0 + 0 + 100 + 67 + 3 + 1 + 0 + 2 + 1 + 0 + 1 + 1 + 1 + 1 + 500 + 1 + 0 + 0 + 0 + 0 + 1 + "00000000" + "00000000" + 1 + 4 + 0 + "00000000000000000000000000000000000000000000000000000000000000000000000000000000" + "00000000" + 1 + "00000001" + 1 + 1 + 5000 + "00000000000000000000000000000000000000000000000000000000000000000000000000011100" + 1 + "1010000011" + 1 + "0101111100" + 1 + 1 + 20 + 8 + 131 + 1 + 400.0000000 + 1 + 1 + 0x000000000000000000000000000000000000000000000000 + 100 + 2 + 0 + 0 + 1 + 1 + 0 + 16 + 400.0000000 + 400.0000000 + 0 + 257.8125 + 1 + 8 + 2 + 0 + 0 + 1 + 400 + 0 + 0 + 0 + 1 + 1 + 20 + 8 + 131 + 1 + 400.0000000 + 4 + 1 + 100 + 0 + 0 + 1 + 1 + 0 + 16 + 400.0000000 + 400.0000000 + 1 + X1Y35 X1Y34 X1Y33 X1Y32 X1Y31 X1Y30 X1Y29 X1Y28 + xdma_pcie4_ip_gt + 0 + 0 + txprgdivresetdone_out rcalenb_in txpisopd_in rxratemode_in dmonfiforeset_in dmonitorclk_in dmonitorout_out txdlysresetdone_out rxdlysresetdone_out rxphaligndone_out rxsyncdone_out eyescanreset_in txdiffctrl_in rxtermination_in cpllpd_in drpaddr_common_in drpclk_common_in drpdi_common_in drpen_common_in drpwe_common_in loopback_in pcieeqrxeqadaptdone_in pcierstidle_in pciersttxsyncstart_in pcieuserratedone_in qpll0pd_in qpll1pd_in rxcdrreset_in rxdfelpmreset_in rxlpmen_in rxpcsreset_in rxpd_in rx +pmareset_in rxpolarity_in rxprbscntreset_in rxprbssel_in rxrate_in txdeemph_in txdetectrx_in txelecidle_in txmaincursor_in txmargin_in txpcsreset_in txpd_in txpmareset_in txpostcursor_in txprbsforceerr_in txprbssel_in txprecursor_in txrate_in txswing_in bufgtce_out bufgtcemask_out bufgtdiv_out bufgtreset_out bufgtrstmask_out drpdo_common_out drprdy_common_out gtpowergood_out pcierategen3_out pcierateidle_out pcierateqpllpd_out pcierateqpllreset_out pciesynctxsyncdone_out pcieusergen3rdy_out pcie +userphystatusrst_out pcieuserratestart_out phystatus_out rxelecidle_out rxoutclkfabric_out rxoutclkpcs_out rxprbserr_out rxprbslocked_out rxrecclkout_out rxstatus_out rxvalid_out txoutclkfabric_out txoutclkpcs_out qpll1freqlock_in qpll0freqlock_in cpllfreqlock_in qpll0lock_out qpll1lock_out drpclk_in cpllreset_in qpll1outclk_out qpll1outrefclk_out qpll0outclk_out qpll0outrefclk_out pcierateqpll0_in pcierateqpll1_in gtrefclk00_in gtrefclk01_in qpll0reset_in qpll1reset_in drpwe_in drpaddr_in drpen +_in drprst_in drprdy_out drpdi_in drpdo_out rxcdrhold_in rxdfeagchold_in rxdfecfokhold_in rxdfelfhold_in rxdfekhhold_in rxdfetap2hold_in rxdfetap3hold_in rxdfetap4hold_in rxdfetap5hold_in rxdfetap6hold_in rxdfetap7hold_in rxdfetap8hold_in rxdfetap9hold_in rxdfetap10hold_in rxdfetap11hold_in rxdfetap12hold_in rxdfetap13hold_in rxdfetap14hold_in rxdfetap15hold_in rxdfeuthold_in rxdfevphold_in rxoshold_in rxlpmgchold_in rxlpmhfhold_in rxlpmlfhold_in rxlpmoshold_in rxratedone_out rxcdrfreqreset_in r +esetovrd_in txoutclksel_in cplllock_out gtrefclk0_in + 100 + BOTH + 0 + GTY + 1 + 15 + 96 + 5 + gtye4 + 2 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + 0 + -1 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + -1 + -1 + -1 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + -1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + 1 + 1 + 1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + -1 + 1 + -1 + -1 + -1 + 1 + -1 + -1 + 1 + -1 + -1 + -1 + -1 + -1 + 1 + -1 + 1 + -1 + -1 + -1 + -1 + -1 + 1 + 1 + 1 + 1 + 0 + 0 + -1 + -1 + -1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + 0 + 0 + 0 + 0 + 0 + -1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + 0 + 0 + 0 + -1 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 0 + 0 + 0 + -1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + -1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + -1 + -1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + -1 + 0 + -1 + -1 + -1 + 0 + 0 + 0 + -1 + -1 + 0 + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + -1 + -1 + -1 + 0 + 0 + 0 + 0 + -1 + 0 + -1 + 0 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + -1 + -1 + -1 + -1 + -1 + 0 + 0 + 1 + -1 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + -1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + -1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + -1 + 0 + 0 + 0 + -1 + 0 + 1 + 1 + -1 + -1 + -1 + -1 + -1 + 0 + 0 + 0 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 23 + 0 + None + 8 + 400.0000000 + 8 + 2 + 400.0000000 + true + CORE + NONE + EXAMPLE_DESIGN + CORE + EXAMPLE_DESIGN + EXAMPLE_DESIGN + EXAMPLE_DESIGN + EXAMPLE_DESIGN + false + NAME + false + 500 + true + false + 250 + None + 0 + MULTI + 1 + ENABLE + DISABLE + ENABLE + 00000000 + false + false + false + false + false + false + false + false + 00000000 + false + false + false + false + false + false + false + false + 1 + 00000000 + false + false + false + false + false + false + false + false + 4 + 1 + 0 + 00000000000000000000000000000000000000000000000000000000000000000000000000000000 + 00000000 + 00000000 + 00000000 + 00000000 + 00000000 + 00000000 + 00000000 + 00000000 + 00000000 + false + false + false + false + false + false + false + false + 00000001 + ENABLE + true + false + false + false + false + false + false + false + 1 + 00000000 + false + false + false + false + false + false + false + false + 1 + 5000 + ENABLE + 0 + 00000000000000000000000000000000000000000000000000000000000000000000000000011100 + 00011100 + 00000000 + 00000000 + 00000000 + 00000000 + 00000000 + 00000000 + 00000000 + 1 + false + 1111111111 + true + 1010000011 + K28.5 + true + 0101111100 + true + 0 + AC + 8B10B + true + DFE + 20 + 1 + -20 + 8 + X1Y35 + RXOUTCLKPMA + QPLL1 + 0 + 0 + + 100 + + PMA + 0 + PROGRAMMABLE + 800 + 16 + 15 + false + 0 + 10.3125 + 257.8125 + 1 + false + QPLL1 + 400 + 0 + ENABLE + 8B10B + PCIE_GEN1_GEN2 + true + 20 + 8 + X1Y35 + TXPROGDIVCLK + QPLL1 + 0 + 100 + + 16 + false + 1 + false + false + false + false + false + true + true + true + true + true + false + false + false + false + false + false + false + true + true + false + false + true + false + false + true + true + true + true + false + true + true + true + true + true + true + true + true + true + true + true + true + true + true + false + false + false + false + false + false + false + false + false + false + true + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + true + true + true + true + false + false + false + false + false + false + true + false + false + false + false + false + false + false + true + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + true + true + true + false + false + false + false + false + false + false + false + true + false + false + false + true + false + false + true + false + false + false + false + false + true + false + true + false + false + false + false + false + true + true + true + true + false + true + false + false + false + true + true + true + true + true + true + true + true + true + true + true + true + true + true + false + false + false + true + false + false + false + false + false + false + false + false + false + false + false + false + true + true + false + false + true + true + true + false + false + false + true + false + false + false + false + false + true + true + false + false + true + true + true + false + false + false + true + false + false + false + false + false + false + true + false + false + false + true + false + true + false + true + true + true + true + true + true + true + false + false + true + false + false + false + false + false + false + false + false + false + false + false + false + false + true + false + true + true + false + false + true + true + true + true + true + false + false + false + false + true + false + false + false + false + true + false + true + false + true + false + true + true + false + true + false + true + false + true + false + true + false + true + false + true + false + true + false + true + false + true + false + true + false + true + false + true + false + true + false + true + false + true + false + false + false + false + false + false + false + true + true + false + false + false + false + false + false + false + false + false + true + true + false + true + false + true + false + true + false + true + false + false + false + false + true + false + false + false + false + false + false + false + false + false + false + false + true + true + true + false + true + true + true + false + true + false + false + false + false + false + false + true + true + true + true + true + true + true + false + true + false + false + false + true + true + true + false + false + false + false + true + true + true + false + false + false + false + false + false + false + true + false + true + false + false + false + false + true + true + true + true + true + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + true + false + false + false + false + false + false + true + true + true + true + false + false + false + false + true + true + true + false + true + true + true + true + true + true + true + true + false + false + false + false + false + false + false + true + true + false + false + false + true + true + true + true + true + true + false + true + true + true + true + true + true + true + true + true + false + false + false + false + false + true + false + true + true + false + true + false + true + true + true + false + true + true + false + false + false + false + false + true + false + false + true + false + true + true + true + true + true + true + false + true + true + true + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + false + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 4 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_0/ip_0/xdma_pcie4_ip_gt.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_0/ip_0/xdma_pcie4_ip_gt.xml new file mode 100644 index 0000000..a6b83b2 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_0/ip_0/xdma_pcie4_ip_gt.xml @@ -0,0 +1,22832 @@ + + + xilinx.com + customized_ip + xdma_pcie4_ip_gt + 1.0 + + + + xilinx_elaborateports + Elaborate Ports + :vivado.xilinx.com:elaborate.ports + gtwizard_ultrascale_v1_7_4_gtwizard_ultrascale + + + outputProductCRC + 8:dfc07d0b + + + + + + + gtwiz_userclk_tx_reset_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtwiz_userclk_tx_active_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtwiz_userclk_tx_srcclk_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_userclk_tx_usrclk_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_userclk_tx_usrclk2_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_userclk_tx_active_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_userclk_rx_reset_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_userclk_rx_active_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtwiz_userclk_rx_srcclk_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_userclk_rx_usrclk_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_userclk_rx_usrclk2_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_userclk_rx_active_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_buffbypass_tx_reset_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_buffbypass_tx_start_user_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_buffbypass_tx_done_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_buffbypass_tx_error_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_buffbypass_rx_reset_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_buffbypass_rx_start_user_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_buffbypass_rx_done_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_buffbypass_rx_error_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_clk_freerun_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_all_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_tx_pll_and_datapath_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_tx_datapath_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_rx_pll_and_datapath_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_rx_datapath_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_tx_done_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtwiz_reset_rx_done_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtwiz_reset_qpll0lock_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_qpll1lock_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_rx_cdr_stable_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_tx_done_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_rx_done_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_qpll0reset_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_reset_qpll1reset_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_gthe3_cpll_cal_txoutclk_period_in + + in + + 143 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_gthe3_cpll_cal_cnt_tol_in + + in + + 143 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_gthe3_cpll_cal_bufg_ce_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_gthe4_cpll_cal_txoutclk_period_in + + in + + 143 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_gthe4_cpll_cal_cnt_tol_in + + in + + 143 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_gthe4_cpll_cal_bufg_ce_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_gtye4_cpll_cal_txoutclk_period_in + + in + + 143 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtwiz_gtye4_cpll_cal_cnt_tol_in + + in + + 143 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtwiz_gtye4_cpll_cal_bufg_ce_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtwiz_userdata_tx_in + + in + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtwiz_userdata_rx_out + + out + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + bgbypassb_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x3 + + + + + + false + + + + + + bgmonitorenb_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x3 + + + + + + false + + + + + + bgpdb_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x3 + + + + + + false + + + + + + bgrcalovrd_in + + in + + 9 + 0 + + + + wire + xilinx_elaborateports + + + + 0x210 + + + + + + false + + + + + + bgrcalovrdenb_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x3 + + + + + + false + + + + + + drpaddr_common_in + + in + + 31 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drpclk_common_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drpdi_common_in + + in + + 31 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drpen_common_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drpwe_common_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + gtgrefclk0_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtgrefclk1_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtnorthrefclk00_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtnorthrefclk01_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtnorthrefclk10_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtnorthrefclk11_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtrefclk00_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + gtrefclk01_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtrefclk10_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtrefclk11_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtsouthrefclk00_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtsouthrefclk01_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtsouthrefclk10_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + gtsouthrefclk11_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + pcierateqpll0_in + + in + + 5 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcierateqpll1_in + + in + + 5 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pmarsvd0_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000 + + + + + + false + + + + + + pmarsvd1_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000 + + + + + + false + + + + + + qpll0clkrsvd0_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + qpll0clkrsvd1_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + qpll0fbdiv_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000 + + + + + + false + + + + + + qpll0lockdetclk_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + qpll0locken_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + qpll0pd_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + qpll0refclksel_in + + in + + 5 + 0 + + + + wire + xilinx_elaborateports + + + + 0x09 + + + + + + false + + + + + + qpll0reset_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + qpll1clkrsvd0_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + qpll1clkrsvd1_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + qpll1fbdiv_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000 + + + + + + false + + + + + + qpll1lockdetclk_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + qpll1locken_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x3 + + + + + + false + + + + + + qpll1pd_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + qpll1refclksel_in + + in + + 5 + 0 + + + + wire + xilinx_elaborateports + + + + 0x09 + + + + + + false + + + + + + qpll1reset_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + qpllrsvd1_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000 + + + + + + false + + + + + + qpllrsvd2_in + + in + + 9 + 0 + + + + wire + xilinx_elaborateports + + + + 0x000 + + + + + + false + + + + + + qpllrsvd3_in + + in + + 9 + 0 + + + + wire + xilinx_elaborateports + + + + 0x000 + + + + + + false + + + + + + qpllrsvd4_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000 + + + + + + false + + + + + + rcalenb_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + sdm0data_in + + in + + 49 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000000000000 + + + + + + false + + + + + + sdm0reset_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + sdm0toggle_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + sdm0width_in + + in + + 3 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + sdm1data_in + + in + + 49 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000000000000 + + + + + + false + + + + + + sdm1reset_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + sdm1toggle_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + sdm1width_in + + in + + 3 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + tcongpi_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + tconpowerup_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + tconreset_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + tconrsvdin1_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + ubcfgstreamen_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubdo_in + + in + + 31 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00000000 + + + + + + false + + + + + + ubdrdy_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubenable_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubgpi_in + + in + + 3 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubintr_in + + in + + 3 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubiolmbrst_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubmbrst_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubmdmcapture_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubmdmdbgrst_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubmdmdbgupdate_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubmdmregen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + ubmdmshift_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubmdmsysrst_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubmdmtck_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + ubmdmtdi_in + + in + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0 + + + + + + false + + + + + + drpdo_common_out + + out + + 31 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drprdy_common_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pmarsvdout0_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + pmarsvdout1_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + qpll0fbclklost_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + qpll0lock_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + qpll0outclk_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + qpll0outrefclk_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + qpll0refclklost_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + qpll1fbclklost_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + qpll1lock_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + qpll1outclk_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + qpll1outrefclk_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + qpll1refclklost_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + qplldmonitor0_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + qplldmonitor1_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + refclkoutmonitor0_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + refclkoutmonitor1_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxrecclk0_sel_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxrecclk1_sel_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxrecclk0sel_out + + out + + 3 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxrecclk1sel_out + + out + + 3 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + sdm0finalout_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + sdm0testdata_out + + out + + 29 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + sdm1finalout_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + sdm1testdata_out + + out + + 29 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + tcongpo_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + tconrsvdout0_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + ubdaddr_out + + out + + 31 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + ubden_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + ubdi_out + + out + + 31 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + ubdwe_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + ubmdmtdo_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + ubrsvdout_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + ubtxuart_out + + out + + 1 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + cdrstepdir_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + cdrstepsq_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + cdrstepsx_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + cfgreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + clkrsvd0_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + clkrsvd1_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + cpllfreqlock_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + cplllockdetclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + cplllocken_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0xFF + + + + + + false + + + + + + cpllpd_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + cpllrefclksel_in + + in + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0x249249 + + + + + + false + + + + + + cpllreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + dmonfiforeset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + dmonitorclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drpaddr_in + + in + + 79 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drpclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drpdi_in + + in + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drpen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drprst_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drpwe_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + elpcaldvorwren_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + elpcalpaorwren_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + evoddphicaldone_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + evoddphicalstart_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + evoddphidrden_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + evoddphidwren_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + evoddphixrden_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + evoddphixwren_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + eyescanmode_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + eyescanreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + eyescantrigger_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + freqos_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + gtgrefclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + gthrxn_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gthrxp_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtnorthrefclk0_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + gtnorthrefclk1_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + gtrefclk0_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + gtrefclk1_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + gtresetsel_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtrsvd_in + + in + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00000000000000000000000000000000 + + + + + + false + + + + + + gtrxreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtrxresetsel_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + gtsouthrefclk0_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + gtsouthrefclk1_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + gttxreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gttxresetsel_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + incpctrl_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + gtyrxn_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtyrxp_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + loopback_in + + in + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + looprsvd_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + lpbkrxtxseren_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + lpbktxrxseren_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + pcieeqrxeqadaptdone_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcierstidle_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pciersttxsyncstart_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcieuserratedone_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcsrsvdin_in + + in + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00000000000000000000000000000000 + + + + + + false + + + + + + pcsrsvdin2_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + pmarsvdin_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + qpll0clk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + illegal + false + + + + + + qpll0freqlock_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + qpll0refclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + illegal + false + + + + + + qpll1clk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + illegal + false + + + + + + qpll1freqlock_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + qpll1refclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + illegal + false + + + + + + resetovrd_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rstclkentx_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rx8b10ben_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxafecfoken_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0xFF + + + + + + false + + + + + + rxbufreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxcdrfreqreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxcdrhold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxcdrovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxcdrreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxcdrresetrsv_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxchbonden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxchbondi_in + + in + + 39 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000000000 + + + + + + false + + + + + + rxchbondlevel_in + + in + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0x000000 + + + + + + false + + + + + + rxchbondmaster_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxchbondslave_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxckcalreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxckcalstart_in + + in + + 55 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00000000000000 + + + + + + false + + + + + + rxcommadeten_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxdfeagcctrl_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxdccforcestart_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxdfeagchold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfeagcovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfecfokfcnum_in + + in + + 31 + 0 + + + + wire + xilinx_elaborateports + + + + 0xDDDDDDDD + + + + + + false + + + + + + rxdfecfokfen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfecfokfpulse_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfecfokhold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfecfokovren_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfekhhold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfekhovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfelfhold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfelfovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfelpmreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap10hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap10ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap11hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap11ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap12hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap12ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap13hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap13ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap14hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap14ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap15hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap15ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap2hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap2ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap3hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap3ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap4hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap4ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap5hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap5ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap6hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap6ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap7hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap7ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap8hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap8ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfetap9hold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfetap9ovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfeuthold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfeutovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfevphold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxdfevpovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdfevsen_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxdfexyden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0xFF + + + + + + false + + + + + + rxdlybypass_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0xFF + + + + + + false + + + + + + rxdlyen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdlyovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxdlysreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxelecidlemode_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000 + + + + + + false + + + + + + rxeqtraining_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxgearboxslip_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxlatclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxlpmen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxlpmgchold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxlpmgcovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxlpmhfhold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxlpmhfovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxlpmlfhold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxlpmlfklovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxlpmoshold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxlpmosovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxmcommaalignen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxmonitorsel_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000 + + + + + + false + + + + + + rxoobreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxoscalreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxoshold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxosintcfg_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxosinten_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxosinthold_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxosintovrden_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxosintstrobe_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxosinttestovrden_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxosovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxoutclksel_in + + in + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0x492492 + + + + + + false + + + + + + rxpcommaalignen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxpcsreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxpd_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxphalign_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxphalignen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxphdlypd_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxphdlyreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxphovrden_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxpllclksel_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0xAAAA + + + + + + false + + + + + + rxpmareset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxpolarity_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxprbscntreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxprbssel_in + + in + + 31 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxprogdivreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxqpien_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxrate_in + + in + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxratemode_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxslide_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxslipoutclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxslippma_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxsyncallin_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxsyncin_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxsyncmode_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + rxsysclksel_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0xFFFF + + + + + + false + + + + + + rxtermination_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxuserrdy_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxusrclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxusrclk2_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + sigvalidclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + tstin_in + + in + + 159 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000000000000000000000000000000000000000 + + + + + + false + + + + + + tx8b10bbypass_in + + in + + 63 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000000000000000 + + + + + + false + + + + + + tx8b10ben_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txbufdiffctrl_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txcominit_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txcomsas_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txcomwake_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txctrl0_in + + in + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txctrl1_in + + in + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txctrl2_in + + in + + 63 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txdata_in + + in + + 1023 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txdataextendrsvd_in + + in + + 63 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000000000000000 + + + + + + false + + + + + + txdccforcestart_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txdccreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txdeemph_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txdetectrx_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txdiffctrl_in + + in + + 39 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txdiffpd_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txdlybypass_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txdlyen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txdlyhold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txdlyovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txdlysreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txdlyupdown_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txelecidle_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txelforcestart_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txheader_in + + in + + 47 + 0 + + + + wire + xilinx_elaborateports + + + + 0x000000000000 + + + + + + false + + + + + + txinhibit_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txlatclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txlfpstreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txlfpsu2lpexit_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txlfpsu3wake_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txmaincursor_in + + in + + 55 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txmargin_in + + in + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txmuxdcdexhold_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txmuxdcdorwren_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txoneszeros_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txoutclksel_in + + in + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txpcsreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txpd_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txpdelecidlemode_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txphalign_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txphalignen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txphdlypd_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txphdlyreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txphdlytstclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txphinit_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txphovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txpippmen_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txpippmovrden_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txpippmpd_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0xFF + + + + + + false + + + + + + txpippmsel_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txpippmstepsize_in + + in + + 39 + 0 + + + + wire + xilinx_elaborateports + + + + 0x0000000000 + + + + + + false + + + + + + txpisopd_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txpllclksel_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0xAAAA + + + + + + false + + + + + + txpmareset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txpolarity_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txpostcursor_in + + in + + 39 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txpostcursorinv_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txprbsforceerr_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txprbssel_in + + in + + 31 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txprecursor_in + + in + + 39 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txprecursorinv_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txprogdivreset_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txqpibiasen_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txqpistrongpdown_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txqpiweakpup_in + + in + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txrate_in + + in + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txratemode_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00 + + + + + + false + + + + + + txsequence_in + + in + + 55 + 0 + + + + wire + xilinx_elaborateports + + + + 0x00000000000000 + + + + + + false + + + + + + txswing_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txsyncallin_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txsyncin_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txsyncmode_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txsysclksel_in + + in + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0xFFFF + + + + + + false + + + + + + txuserrdy_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txusrclk_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txusrclk2_in + + in + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + bufgtce_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + bufgtcemask_out + + out + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + bufgtdiv_out + + out + + 71 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + bufgtreset_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + bufgtrstmask_out + + out + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + cpllfbclklost_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + cplllock_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + cpllrefclklost_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + dmonitorout_out + + out + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + dmonitoroutclk_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + drpdo_out + + out + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + drprdy_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + eyescandataerror_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + gthtxn_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gthtxp_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + gtpowergood_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtrefclkmonitor_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + gtytxn_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + gtytxp_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + pcierategen3_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcierateidle_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcierateqpllpd_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcierateqpllreset_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pciesynctxsyncdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcieusergen3rdy_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcieuserphystatusrst_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcieuserratestart_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pcsrsvdout_out + + out + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + phystatus_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + pinrsrvdas_out + + out + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + powerpresent_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + resetexception_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxbufstatus_out + + out + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxbyteisaligned_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxbyterealign_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxcdrlock_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxcdrphdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxchanbondseq_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxchanisaligned_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxchanrealign_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxchbondo_out + + out + + 39 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxckcaldone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxclkcorcnt_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxcominitdet_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxcommadet_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxcomsasdet_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxcomwakedet_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxctrl0_out + + out + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxctrl1_out + + out + + 127 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxctrl2_out + + out + + 63 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxctrl3_out + + out + + 63 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxdata_out + + out + + 1023 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxdataextendrsvd_out + + out + + 63 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxdatavalid_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxdlysresetdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxelecidle_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxheader_out + + out + + 47 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxheadervalid_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxlfpstresetdet_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxlfpsu2lpexitdet_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxlfpsu3wakedet_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxmonitorout_out + + out + + 63 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxosintdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxosintstarted_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxosintstrobedone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxosintstrobestarted_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxoutclk_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxoutclkfabric_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxoutclkpcs_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxphaligndone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxphalignerr_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxpmaresetdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxprbserr_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxprbslocked_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxprgdivresetdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxqpisenn_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxqpisenp_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + rxratedone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxrecclkout_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxresetdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + rxsliderdy_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxslipdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxslipoutclkrdy_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxslippmardy_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxstartofseq_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxstatus_out + + out + + 23 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxsyncdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + rxsyncout_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + rxvalid_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txbufstatus_out + + out + + 15 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + txcomfinish_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + txdccdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + txdlysresetdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txoutclk_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txoutclkfabric_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txoutclkpcs_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + true + + + + + + txphaligndone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txphinitdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txpmaresetdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txprgdivresetdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txqpisenn_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txqpisenp_out + + out + + 0 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + illegal + false + + + + + + txratedone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + false + + + + + + txresetdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txsyncdone_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + txsyncout_out + + out + + 7 + 0 + + + + wire + xilinx_elaborateports + + + + 0 + + + + + + required + true + + + + + + + + C_CHANNEL_ENABLE + "000000000000000000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" + + + C_PCIE_ENABLE + 1 + + + C_PCIE_CORECLK_FREQ + 500 + + + C_COMMON_SCALING_FACTOR + 2 + + + C_CPLL_VCO_FREQUENCY + 2500.0 + + + C_FORCE_COMMONS + 0 + + + C_FREERUN_FREQUENCY + 100 + + + C_GT_TYPE + 3 + + + C_GT_REV + 67 + + + C_INCLUDE_CPLL_CAL + 1 + + + C_ENABLE_COMMON_USRCLK + 0 + + + C_USER_GTPOWERGOOD_DELAY_EN + 1 + + + C_SIM_CPLL_CAL_BYPASS + 1 + + + C_LOCATE_COMMON + 0 + + + C_LOCATE_RESET_CONTROLLER + 1 + + + C_LOCATE_USER_DATA_WIDTH_SIZING + 1 + + + C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER + 0 + + + C_LOCATE_IN_SYSTEM_IBERT_CORE + 2 + + + C_LOCATE_RX_USER_CLOCKING + 1 + + + C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER + 1 + + + C_LOCATE_TX_USER_CLOCKING + 1 + + + C_RESET_CONTROLLER_INSTANCE_CTRL + 0 + + + C_RX_BUFFBYPASS_MODE + 0 + + + C_RX_BUFFER_BYPASS_INSTANCE_CTRL + 0 + + + C_RX_BUFFER_MODE + 1 + + + C_RX_CB_DISP + "00000000" + + + C_RX_CB_K + "00000000" + + + C_RX_CB_MAX_LEVEL + 4 + + + C_RX_CB_LEN_SEQ + 1 + + + C_RX_CB_NUM_SEQ + 0 + + + C_RX_CB_VAL + "00000000000000000000000000000000000000000000000000000000000000000000000000000000" + + + C_RX_CC_DISP + "00000000" + + + C_RX_CC_ENABLE + 1 + + + C_RESET_SEQUENCE_INTERVAL + 0 + + + C_RX_CC_K + "00000001" + + + C_RX_CC_LEN_SEQ + 1 + + + C_RX_CC_NUM_SEQ + 1 + + + C_RX_CC_PERIODICITY + 5000 + + + C_RX_CC_VAL + "00000000000000000000000000000000000000000000000000000000000000000000000000011100" + + + C_RX_COMMA_M_ENABLE + 1 + + + C_RX_COMMA_M_VAL + "1010000011" + + + C_RX_COMMA_P_ENABLE + 1 + + + C_RX_COMMA_P_VAL + "0101111100" + + + C_RX_DATA_DECODING + 1 + + + C_RX_ENABLE + 1 + + + C_RX_INT_DATA_WIDTH + 20 + + + C_RX_LINE_RATE + 8 + + + C_RX_MASTER_CHANNEL_IDX + 131 + + + C_RX_OUTCLK_BUFG_GT_DIV + 1 + + + C_RX_OUTCLK_FREQUENCY + 400.0000000 + + + C_RX_OUTCLK_SOURCE + 1 + + + C_RX_PLL_TYPE + 1 + + + C_RX_RECCLK_OUTPUT + 0x000000000000000000000000000000000000000000000000 + + + C_RX_REFCLK_FREQUENCY + 100 + + + C_RX_SLIDE_MODE + 2 + + + C_RX_USER_CLOCKING_CONTENTS + 0 + + + C_RX_USER_CLOCKING_INSTANCE_CTRL + 0 + + + C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK + 1 + + + C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 + 1 + + + C_RX_USER_CLOCKING_SOURCE + 0 + + + C_RX_USER_DATA_WIDTH + 16 + + + C_RX_USRCLK_FREQUENCY + 400.0000000 + + + C_RX_USRCLK2_FREQUENCY + 400.0000000 + + + C_SECONDARY_QPLL_ENABLE + 0 + + + C_SECONDARY_QPLL_REFCLK_FREQUENCY + 257.8125 + + + C_TOTAL_NUM_CHANNELS + 8 + + + C_TOTAL_NUM_COMMONS + 2 + + + C_TOTAL_NUM_COMMONS_EXAMPLE + 0 + + + C_TXPROGDIV_FREQ_ENABLE + 0 + + + C_TXPROGDIV_FREQ_SOURCE + 1 + + + C_TXPROGDIV_FREQ_VAL + 400 + + + C_TX_BUFFBYPASS_MODE + 0 + + + C_TX_BUFFER_BYPASS_INSTANCE_CTRL + 0 + + + C_TX_BUFFER_MODE + 0 + + + C_TX_DATA_ENCODING + 1 + + + C_TX_ENABLE + 1 + + + C_TX_INT_DATA_WIDTH + 20 + + + C_TX_LINE_RATE + 8 + + + C_TX_MASTER_CHANNEL_IDX + 131 + + + C_TX_OUTCLK_BUFG_GT_DIV + 1 + + + C_TX_OUTCLK_FREQUENCY + 400.0000000 + + + C_TX_OUTCLK_SOURCE + 4 + + + C_TX_PLL_TYPE + 1 + + + C_TX_REFCLK_FREQUENCY + 100 + + + C_TX_USER_CLOCKING_CONTENTS + 0 + + + C_TX_USER_CLOCKING_INSTANCE_CTRL + 0 + + + C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK + 1 + + + C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 + 1 + + + C_TX_USER_CLOCKING_SOURCE + 0 + + + C_TX_USER_DATA_WIDTH + 16 + + + C_TX_USRCLK_FREQUENCY + 400.0000000 + + + C_TX_USRCLK2_FREQUENCY + 400.0000000 + + + + + + choice_list_00d9575a + 16 + 32 + 64 + + + choice_list_0fbde0c1 + 20 + + + choice_list_13717074 + -20 + -40 + + + choice_list_1fad77c0 + RXOUTCLKPMA + RXOUTCLKPCS + RXPROGDIVCLK + + + choice_list_2170b2c2 + 400 + + + choice_list_24871ac1 + AC + DC + + + choice_list_2e5a39e9 + 500 + 250 + 125 + 62.5 + + + choice_list_3145f35e + 100 + 200 + 250 + 330 + 350 + 400 + 500 + 550 + 600 + 700 + 800 + 850 + 900 + 950 + 1000 + 1100 + + + choice_list_3179277f + QPLL0 + QPLL1 + CPLL + + + choice_list_3c2e0592 + QPLL1 + + + choice_list_3d9ff82c + 500 + 250 + + + choice_list_556e59ba + 0 + 100 + 200 + 300 + 400 + 500 + 600 + 700 + 800 + 900 + 1000 + 1100 + 1200 + 1300 + 1400 + 1500 + 1600 + 1700 + 1800 + 1900 + 2000 + 2100 + 2200 + 2300 + 2400 + 2500 + 2600 + 2700 + 2800 + 2900 + 3000 + 3100 + 3200 + 3300 + 3400 + 3500 + 3600 + 3700 + 3800 + 3900 + 4000 + 4100 + 4200 + 4300 + 4400 + 4500 + 4600 + 4700 + 4800 + 4900 + 5000 + 5100 + 5200 + 5300 + 5400 + 5500 + 5600 + 5700 + 5800 + 5900 + 6000 + 6100 + 6200 + 6300 + 6400 + 6500 + 6600 + 6700 + 6800 + 6900 + 7000 + 7100 + 7200 + 7300 + 7400 + 7500 + 7600 + 7700 + 7800 + 7900 + 8000 + 8100 + 8200 + 8300 + 8400 + 8500 + 8600 + 8700 + 8800 + 8900 + 9000 + 9100 + 9200 + 9300 + 9400 + 9500 + 9600 + 9700 + 9800 + 9900 + 10000 + + + choice_list_66ca0f1f + TXPROGDIVCLK + + + choice_list_98c4d361 + 257.8125 + + + choice_list_98ff8152 + GTY + + + choice_list_be18be20 + 6 + 7 + 8 + 9 + 10 + 11 + 12 + 13 + 14 + 15 + + + choice_list_c043f539 + X1Y35 + X1Y34 + X1Y33 + X1Y32 + X1Y31 + X1Y30 + X1Y29 + X1Y28 + + + choice_list_e6469819 + 1 + 2 + 4 + + + choice_list_f01dcfac + 60.1503759 + 60.6060606 + 61.0687023 + 61.5384615 + 62.0155039 + 62.5 + 62.992126 + 63.4920635 + 64 + 64.516129 + 65.0406504 + 65.5737705 + 66.1157025 + 66.6666667 + 67.2268908 + 67.7966102 + 68.3760684 + 68.9655172 + 69.5652174 + 70.1754386 + 70.7964602 + 71.4285714 + 72.0720721 + 72.7272727 + 73.3944954 + 74.0740741 + 74.7663551 + 75.4716981 + 76.1904762 + 76.9230769 + 77.6699029 + 78.4313725 + 79.2079208 + 80 + 80.8080808 + 81.6326531 + 82.4742268 + 83.3333333 + 84.2105263 + 85.106383 + 86.0215054 + 86.9565217 + 87.9120879 + 88.8888889 + 89.8876404 + 90.9090909 + 91.954023 + 93.0232558 + 94.1176471 + 95.2380952 + 96.3855422 + 97.5609756 + 98.7654321 + 100 + 100.6289308 + 101.2658228 + 101.910828 + 102.5641026 + 103.2258065 + 103.8961039 + 104.5751634 + 105.2631579 + 105.9602649 + 106.6666667 + 107.3825503 + 108.1081081 + 108.8435374 + 109.5890411 + 110.3448276 + 111.1111111 + 111.8881119 + 112.6760563 + 113.4751773 + 114.2857143 + 115.1079137 + 115.942029 + 116.7883212 + 117.6470588 + 118.5185185 + 119.4029851 + 120.3007519 + 121.2121212 + 122.1374046 + 123.0769231 + 124.0310078 + 125 + 125.984252 + 126.984127 + 128 + 129.0322581 + 130.0813008 + 131.147541 + 132.231405 + 133.3333333 + 134.4537815 + 135.5932203 + 136.7521368 + 137.9310345 + 139.1304348 + 140.3508772 + 141.5929204 + 142.8571429 + 144.1441441 + 145.4545455 + 146.7889908 + 148.1481481 + 149.5327103 + 150 + 150.9433962 + 151.8987342 + 152.3809524 + 152.866242 + 153.8461538 + 154.8387097 + 155.3398058 + 155.8441558 + 156.8627451 + 157.8947368 + 158.4158416 + 158.9403974 + 160 + 161.0738255 + 161.6161616 + 162.1621622 + 163.2653061 + 164.3835616 + 164.9484536 + 165.5172414 + 166.6666667 + 167.8321678 + 168.4210526 + 169.0140845 + 170.212766 + 171.4285714 + 172.0430108 + 172.6618705 + 173.9130435 + 175.1824818 + 175.8241758 + 176.4705882 + 177.7777778 + 179.1044776 + 179.7752809 + 180.4511278 + 181.8181818 + 183.2061069 + 183.908046 + 184.6153846 + 186.0465116 + 187.5 + 188.2352941 + 188.976378 + 190.4761905 + 192 + 192.7710843 + 193.5483871 + 195.1219512 + 196.7213115 + 197.5308642 + 198.3471074 + 200 + 201.2578616 + 201.6806723 + 202.5316456 + 203.3898305 + 203.8216561 + 205.1282051 + 206.4516129 + 206.8965517 + 207.7922078 + 208.6956522 + 209.1503268 + 210.5263158 + 211.9205298 + 212.3893805 + 213.3333333 + 214.2857143 + 214.7651007 + 216.2162162 + 217.6870748 + 218.1818182 + 219.1780822 + 220.1834862 + 220.6896552 + 222.2222222 + 223.7762238 + 224.2990654 + 225.3521127 + 226.4150943 + 226.9503546 + 228.5714286 + 230.2158273 + 230.7692308 + 231.884058 + 233.0097087 + 233.5766423 + 235.2941176 + 237.037037 + 237.6237624 + 238.8059701 + 240 + 240.6015038 + 242.4242424 + 244.2748092 + 244.8979592 + 246.1538462 + 247.4226804 + 248.0620155 + 250 + 251.9685039 + 252.6315789 + 253.968254 + 255.3191489 + 256 + 258.0645161 + 260.1626016 + 260.8695652 + 262.295082 + 263.7362637 + 264.4628099 + 266.6666667 + 268.907563 + 269.6629213 + 271.1864407 + 272.7272727 + 273.5042735 + 275.862069 + 278.2608696 + 279.0697674 + 280.7017544 + 282.3529412 + 283.1858407 + 285.7142857 + 288.2882883 + 289.1566265 + 290.9090909 + 292.6829268 + 293.5779817 + 296.2962963 + 299.0654206 + 300 + 301.8867925 + 303.7974684 + 304.7619048 + 307.6923077 + 310.6796117 + 311.6883117 + 313.7254902 + 315.7894737 + 316.8316832 + 320 + 323.2323232 + 324.3243243 + 326.5306122 + 328.7671233 + 329.8969072 + 333.3333333 + 336.8421053 + 338.028169 + 340.4255319 + 342.8571429 + 344.0860215 + 347.826087 + 351.6483516 + 352.9411765 + 355.5555556 + 358.2089552 + 359.5505618 + 363.6363636 + 367.816092 + 369.2307692 + 372.0930233 + 375 + 376.4705882 + 380.952381 + 385.5421687 + 387.0967742 + 390.2439024 + 393.442623 + 395.0617284 + 400 + 405.0632911 + 406.779661 + 410.2564103 + 413.7931034 + 415.5844156 + 421.0526316 + 426.6666667 + 428.5714286 + 432.4324324 + 436.3636364 + 438.3561644 + 444.4444444 + 450.7042254 + 452.8301887 + 457.1428571 + 461.5384615 + 463.7681159 + 470.5882353 + 477.6119403 + 480 + 484.8484848 + 489.7959184 + 492.3076923 + 500 + 507.9365079 + 510.6382979 + 516.1290323 + 521.7391304 + 524.5901639 + 533.3333333 + 542.3728814 + 545.4545455 + 551.7241379 + 558.1395349 + 561.4035088 + 571.4285714 + 581.8181818 + 585.3658537 + 592.5925926 + 600 + 603.7735849 + 615.3846154 + 627.4509804 + 631.5789474 + 640 + 648.6486486 + 653.0612245 + 666.6666667 + 680.8510638 + 685.7142857 + 695.6521739 + 705.8823529 + 711.1111111 + 727.2727273 + 744.1860465 + 750 + 761.9047619 + 774.1935484 + 780.4878049 + 800 + + + choice_pairs_03018cc1 + 1 + 2 + 0 + + + choice_pairs_0c77e1fe + 0 + 1 + + + choice_pairs_1040277f + AVTT + FLOAT + GND + PROGRAMMABLE + + + choice_pairs_1436b008 + MULTI + SINGLE + + + choice_pairs_31d15a4c + None + GTY-100GBASE-KR4 + GTY-10GBASE-KR + GTY-10GBASE-R + GTY-12G_SDI + GTY-1G_10G_25G_switchable + GTY-3G_SDI + GTY-Aurora_64B66B + GTY-Aurora_8B10B + GTY-Bandwidth_Engine + GTY-CAUI_10 + GTY-CAUI_10_raw + GTY-CAUI_4 + GTY-CEI_11G_SR + GTY-CPRI_10G + GTY-CPRI_10_1G + GTY-CPRI_10_1G_lowloss + GTY-CPRI_6G + GTY-DisplayPort_1_62G + GTY-DisplayPort_2_7G + GTY-DisplayPort_5_4G + GTY-Gigabit_Ethernet + GTY-HDMI + GTY-HD_SDI + GTY-HMC_12_5G + GTY-Interlaken_10G + GTY-Interlaken_12_5G + GTY-Interlaken_25G + GTY-JESD204 + GTY-JESD204B_highloss + GTY-JESD204B_lowloss + GTY-OTL4_10 + GTY-OTU2 + GTY-OTU2e + GTY-OTU4 + GTY-QSGMII + GTY-RXAUI + GTY-SATA + GTY-SRIO_Gen2 + GTY-XAUI + GTY-XLAUI + + + choice_pairs_40d02874 + 10GBASE_KR + CUSTOM + PCIE_GEN1_GEN2 + PCIE_GEN3 + QPI + + + choice_pairs_4e550952 + NONE + EXAMPLE_DESIGN + + + choice_pairs_7b0c3758 + RX + BOTH + TX + + + choice_pairs_85f99b7f + K28.1 + K28.5 + NONE + + + choice_pairs_8846c8f0 + RAW + 8B10B + 64B66B + 64B66B_CAUI + 64B66B_ASYNC + 64B66B_ASYNC_CAUI + 64B67B + 64B67B_CAUI + + + choice_pairs_88c85933 + 8B10B + 64B66B_ASYNC + 64B66B_ASYNC_CAUI + RAW + 64B66B + 64B66B_CAUI + 64B67B + 64B67B_CAUI + + + choice_pairs_93c2d4ee + CORE + EXAMPLE_DESIGN + + + choice_pairs_9c19f015 + 1 + 2 + + + choice_pairs_a537ddda + 0 + 1 + + + choice_pairs_aa541099 + AUTO + DFE + LPM + + + choice_pairs_ae574462 + OFF + PCS + PMA + AUTO + + + choice_pairs_b0974ef0 + 1 + 2 + 0 + + + choice_pairs_d4feb97d + DISABLE + ENABLE + + + choice_pairs_f05b8192 + CHANNEL + NAME + + + The UltraScale FPGAs Transceivers Wizard provides a simple and robust method of configuring one or more serial transceivers in UltraScale and UltraScale+ devices. Start from scratch, or use a configuration preset to target an industry standard. The highly flexible Transceivers Wizard generates a customized IP core for the transceivers, configuration options, and enabled ports you've selected, optionally including a variety of helper blocks to simplify common functionality. In addition, it can produce an example design for simple simulation and hardware usage demonstration. + + + GT_TYPE + Transceiver type + For devices which contain more than one serial transceiver type, select the type of transceiver to configure + GTY + + + INTERNAL_GT_PRIM_TYPE + gtye4 + + + + false + + + + + + GT_REV + Transceiver revision + Select the serial transceiver silicon revision + 0 + + + GT_DIRECTION + Transmit and/or Receive direction + Enable transmit and/or receive + BOTH + + + RX_ENABLE + Enabled + Enable the receiver for use + true + + + + false + + + + + + TX_ENABLE + Enabled + Enable the transmitter for use + true + + + + false + + + + + + CHANNEL_ENABLE + Enable channel + Indicate whether this transceiver channel is instantiated and enabled for use + X1Y35 X1Y34 X1Y33 X1Y32 X1Y31 X1Y30 X1Y29 X1Y28 + + + TX_MASTER_CHANNEL + Master TX channel + Designate an enabled transceiver as the master TX channel for various purposes such as user clock generation and buffer bypass (if selected) + X1Y35 + + + RX_MASTER_CHANNEL + Master RX channel + Designate an enabled transceiver as the master RX channel for various purposes such as user clock generation and buffer bypass (if selected) + X1Y35 + + + INTERNAL_TOTAL_NUM_CHANNELS + Total number of channels + 8 + + + + false + + + + + + INTERNAL_TOTAL_NUM_COMMONS + Total number of commons required + 2 + + + + false + + + + + + LOCATE_COMMON + Include transceiver COMMON in the + If a QPLL is used for either the transmitter or the receiver, indicate whether the transceiver COMMON block is instantiated within the core, or outside of the core in the example design. Exclusion from the core may allow placement of separate but compatible transceiver interfaces within a single quad. + CORE + + + INTERNAL_NUM_COMMONS_CORE + Number of commons in core + 2 + + + + false + + + + + + INTERNAL_NUM_COMMONS_EXAMPLE + Number of commons in example + 0 + + + + false + + + + + + INTERNAL_TX_USRCLK_FREQUENCY + 400.0000000 + + + + false + + + + + + INTERNAL_RX_USRCLK_FREQUENCY + 400.0000000 + + + + false + + + + + + RX_PPM_OFFSET + PPM offset between receiver and transmitter + Specify the PPM offset between received data and transmitted data + 0 + + + OOB_ENABLE + Enable Out of Band signaling (OOB)/Electrical Idle + Enable or disable Out of Band signaling (OOB)/Electrical Idle + false + + + + false + + + + + + RX_SSC_PPM + Spread spectrum clocking + Specify the spread spectrum clocking modulation in PPM + 0 + + + INS_LOSS_NYQ + Insertion loss at Nyquist (dB) + Indicate the transmitter to receiver insertion loss at the Nyquist frequency, in dB + 15 + + + PCIE_CORECLK_FREQ + 500 + + + PCIE_USERCLK_FREQ + 250 + + + TX_LINE_RATE + Line rate (Gb/s) + Enter the transmitter line rate in Gb/s + 8 + + + TX_PLL_TYPE + PLL type + Select the transmitter PLL type + QPLL1 + + + TX_REFCLK_FREQUENCY + Actual Reference clock (MHz) + Select a transmitter reference clock frequency from among those supported for the selected line rate and PLL type + 100 + + + TX_DATA_ENCODING + Encoding + Select the encoding format for data transmission, or choose 'Raw' for no data encoding + 8B10B + + + TX_USER_DATA_WIDTH + User data width + Select the width at which the user logic will provide parallel data to the serial transceiver for transmission + 16 + + + TX_INT_DATA_WIDTH + Internal data width + Select the width of the serial transceiver internal transmitter data path + 20 + + + TX_BUFFER_MODE + Buffer + Select whether to enable or to bypass the transmitter buffer + 0 + + + TX_QPLL_FRACN_NUMERATOR + Fractional part of QPLL feedback divider + For supported transceiver types and transmitter line rates, enter the numerator which produces the desired 24-bit fractional part of the QPLL feedback divider as displayed. Note that changes affect transmitter reference clock options including current selection + 0 + + + TX_OUTCLK_SOURCE + TXOUTCLK source + Select the source of TXOUTCLK + TXPROGDIVCLK + + + TX_DIFF_SWING_EMPH_MODE + Differential swing and emphasis mode + Select the transmitter differential swing and emphasis mode for your application + PCIE_GEN1_GEN2 + + + RX_LINE_RATE + Line rate (Gb/s) + Enter the receiver line rate in Gb/s + 8 + + + RX_PLL_TYPE + PLL type + Select the receiver PLL type + QPLL1 + + + RX_REFCLK_FREQUENCY + Actual Reference clock (MHz) + Select a receiver reference clock frequency from among those supported for the selected line rate and PLL type + 100 + + + RX_DATA_DECODING + Decoding + Select the decoding format for data reception, or choose 'Raw' for no data decoding + 8B10B + + + RX_USER_DATA_WIDTH + User data width + Select the width at which the serial transceiver will provide received parallel data to the user logic + 16 + + + RX_INT_DATA_WIDTH + Internal data width + Select the width of the serial transceiver internal receiver data path + 20 + + + RX_BUFFER_MODE + Buffer + Select whether to enable or to bypass the receiver elastic buffer + 1 + + + RX_QPLL_FRACN_NUMERATOR + Fractional part of QPLL feedback divider + For supported transceiver types and receiver line rates, enter the numerator which produces the desired 24-bit fractional part of the QPLL feedback divider as displayed. Note that changes affect receiver reference clock options including current selection. When receiver and transmitter share a QPLL, values must match and are set by the transmitter selection + 0 + + + RX_EQ_MODE + Equalization mode + Specify the equalization mode, or allow the core to select a mode. Refer to the product guide for guidelines on selecting between DFE and LPM modes. + DFE + + + RX_JTOL_FC + Mask corner frequency (MHz) + Refer to the product guide for guidelines on setting jitter tolerance mask corner frequency. + 1 + + + RX_JTOL_LF_SLOPE + Mask low frequency slope (dB/decade) + Refer to the product guide for guidelines on setting jitter tolerance mask low frequency slope. + -20 + + + RX_OUTCLK_SOURCE + RXOUTCLK source + Select the source of RXOUTCLK + RXOUTCLKPMA + + + SIM_CPLL_CAL_BYPASS + 1 + + + PCIE_ENABLE + true + + + RX_TERMINATION + Termination + Select the receiver termination + PROGRAMMABLE + + + RX_TERMINATION_PROG_VALUE + Programmable termination voltage (mV) + Select the termination voltage (in mV) when in programmable mode + 800 + + + RX_COUPLING + Link coupling + Select the link coupling + AC + + + RX_BUFFER_BYPASS_MODE + Receiver elastic buffer bypass mode + Control whether the receiver elastic buffer bypass operates in multi-lane mode or single-lane mode + MULTI + + + + false + + + + + + RX_BUFFER_RESET_ON_CB_CHANGE + Reset receiver elastic buffer on channel bonding change + Control whether the receiver elastic buffer is reset on change to RXCHANBONDMASTER, RXCHANBONDSLAVE or RXCHANBONDLEVEL + ENABLE + + + + false + + + + + + RX_BUFFER_RESET_ON_COMMAALIGN + Reset receiver elastic buffer on comma alignment + Control whether the receiver elastic buffer is reset on comma alignment + DISABLE + + + RX_BUFFER_RESET_ON_RATE_CHANGE + Reset receiver elastic buffer on rate change + Control whether the receiver elastic buffer is reset on rate change + ENABLE + + + TX_BUFFER_RESET_ON_RATE_CHANGE + Reset transmitter buffer on rate change + Control whether the transmitter buffer is reset on rate change + ENABLE + + + + false + + + + + + RESET_SEQUENCE_INTERVAL + Reset sequence time interval (ns) + Select 0 to specify that all transceiver elements are reset in parallel when the reset controller helper block is used (default behavior). If sequential transceiver element resets are desired in order to mitigate the transient load requirements of the power supplies, then select a nonzero value to specify the time interval, in nanoseconds, between reset state changes of those transceiver elements. When the reset controller helper block is used, the Wizard performs the sequencing and enforces the time interval + 0 + + + RX_COMMA_PRESET + Comma value preset + K28.5 + + + RX_COMMA_VALID_ONLY + Valid comma values for 8B/10B decoding + Select the range of comma characters decoded by the 8B/10B decoder + 0 + + + RX_COMMA_P_ENABLE + Detect plus comma + Indicate whether or not the specified bit pattern is detected as a plus comma + true + + + RX_COMMA_M_ENABLE + Detect minus comma + Indicate whether or not the specified bit pattern is detected as a minus comma + true + + + RX_COMMA_DOUBLE_ENABLE + Detect combined plus/minus (double-length) comma + Indicate whether or not the comma detection block searches for the specified plus comma and minus comma bit patterns together in sequence + false + + + RX_COMMA_P_VAL + Plus comma value + Specify the bit pattern for plus comma detection, where the rightmost bit is the first bit received + 0101111100 + + + RX_COMMA_M_VAL + Minus comma value + Specify the bit pattern for minus comma detection, where the rightmost bit is the first bit received + 1010000011 + + + RX_COMMA_MASK + Mask + Set any bit in the mask field to 0 to make the corresponding bit of the specified plus and minus comma values a "don't care" + 1111111111 + + + RX_COMMA_ALIGN_WORD + Alignment boundary + Select which data byte boundaries are allowed for comma alignment + 1 + + + RX_COMMA_SHOW_REALIGN_ENABLE + Show realign comma + Indicate whether or not commas that cause realignment are brought out to the RXDATA port. Disable to reduce receiver data path latency + true + + + RX_SLIDE_MODE + Manual alignment (RXSLIDE) mode + Select whether to enable manual alignment, and in what mode if enabled + PMA + + + RX_CB_NUM_SEQ + Enable and select number of sequences to use + Select whether to enable channel bonding, and how many sequences to use if enabled + 0 + + + RX_CB_LEN_SEQ + Length of each sequence + Select the number of characters in each channel bonding sequence + 1 + + + + false + + + + + + RX_CB_MAX_SKEW + Sequence maximum skew + Select a channel bonding maximum skew value which is less than half the minimum distance between instances of the channel bonding sequence + 1 + + + + false + + + + + + RX_CB_MAX_LEVEL + Maximum channel bonding level to be used + Select the maximum channel bonding level that will be used in the system channel bonding topology + 4 + + + + false + + + + + + RX_CB_MASK + 00000000 + + + + false + + + + + + RX_CB_VAL + 00000000000000000000000000000000000000000000000000000000000000000000000000000000 + + + + false + + + + + + RX_CB_K + 00000000 + + + + false + + + + + + RX_CB_DISP + 00000000 + + + + false + + + + + + RX_CB_MASK_0_0 + Don't care + Mark this pattern "don't care" to always consider it as a match within a channel bonding sequence + false + + + + false + + + + + + RX_CB_VAL_0_0 + Value + Specify the value for this channel bonding sequence and pattern + 00000000 + + + + false + + + + + + RX_CB_K_0_0 + K character + Indicate whether or not the corresponding channel bonding value is a K character + false + + + + false + + + + + + RX_CB_DISP_0_0 + Inverted disparity + Indicate whether or not the corresponding channel bonding value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CB_MASK_0_1 + Don't care + Mark this pattern "don't care" to always consider it as a match within a channel bonding sequence + false + + + + false + + + + + + RX_CB_VAL_0_1 + Value + Specify the value for this channel bonding sequence and pattern + 00000000 + + + + false + + + + + + RX_CB_K_0_1 + K character + Indicate whether or not the corresponding channel bonding value is a K character + false + + + + false + + + + + + RX_CB_DISP_0_1 + Inverted disparity + Indicate whether or not the corresponding channel bonding value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CB_MASK_0_2 + Don't care + Mark this pattern "don't care" to always consider it as a match within a channel bonding sequence + false + + + + false + + + + + + RX_CB_VAL_0_2 + Value + Specify the value for this channel bonding sequence and pattern + 00000000 + + + + false + + + + + + RX_CB_K_0_2 + K character + Indicate whether or not the corresponding channel bonding value is a K character + false + + + + false + + + + + + RX_CB_DISP_0_2 + Inverted disparity + Indicate whether or not the corresponding channel bonding value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CB_MASK_0_3 + Don't care + Mark this pattern "don't care" to always consider it as a match within a channel bonding sequence + false + + + + false + + + + + + RX_CB_VAL_0_3 + Value + Specify the value for this channel bonding sequence and pattern + 00000000 + + + + false + + + + + + RX_CB_K_0_3 + K character + Indicate whether or not the corresponding channel bonding value is a K character + false + + + + false + + + + + + RX_CB_DISP_0_3 + Inverted disparity + Indicate whether or not the corresponding channel bonding value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CB_MASK_1_0 + Don't care + Mark this pattern "don't care" to always consider it as a match within a channel bonding sequence + false + + + + false + + + + + + RX_CB_VAL_1_0 + Value + Specify the value for this channel bonding sequence and pattern + 00000000 + + + + false + + + + + + RX_CB_K_1_0 + K character + Indicate whether or not the corresponding channel bonding value is a K character + false + + + + false + + + + + + RX_CB_DISP_1_0 + Inverted disparity + Indicate whether or not the corresponding channel bonding value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CB_MASK_1_1 + Don't care + Mark this pattern "don't care" to always consider it as a match within a channel bonding sequence + false + + + + false + + + + + + RX_CB_VAL_1_1 + Value + Specify the value for this channel bonding sequence and pattern + 00000000 + + + + false + + + + + + RX_CB_K_1_1 + K character + Indicate whether or not the corresponding channel bonding value is a K character + false + + + + false + + + + + + RX_CB_DISP_1_1 + Inverted disparity + Indicate whether or not the corresponding channel bonding value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CB_MASK_1_2 + Don't care + Mark this pattern "don't care" to always consider it as a match within a channel bonding sequence + false + + + + false + + + + + + RX_CB_VAL_1_2 + Value + Specify the value for this channel bonding sequence and pattern + 00000000 + + + + false + + + + + + RX_CB_K_1_2 + K character + Indicate whether or not the corresponding channel bonding value is a K character + false + + + + false + + + + + + RX_CB_DISP_1_2 + Inverted disparity + Indicate whether or not the corresponding channel bonding value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CB_MASK_1_3 + Don't care + Mark this pattern "don't care" to always consider it as a match within a channel bonding sequence + false + + + + false + + + + + + RX_CB_VAL_1_3 + Value + Specify the value for this channel bonding sequence and pattern + 00000000 + + + + false + + + + + + RX_CB_K_1_3 + K character + Indicate whether or not the corresponding channel bonding value is a K character + false + + + + false + + + + + + RX_CB_DISP_1_3 + Inverted disparity + Indicate whether or not the corresponding channel bonding value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CC_NUM_SEQ + Enable and select number of sequences to use + Select whether to enable clock correction, and how many sequences to use if enabled + 1 + + + RX_CC_LEN_SEQ + Length of each sequence + Select the number of characters in each channel clock correction sequence + 1 + + + RX_CC_PERIODICITY + Periodicity of the sequence (in bytes) + Specify the separation between clock correction sequences, in bytes + 5000 + + + RX_CC_KEEP_IDLE + Keep idle + Control whether at least one clock correction sequence is kept in the data stream for every continuous stream of clock correction sequences received + ENABLE + + + RX_CC_PRECEDENCE + Precedence + Control whether clock correction takes precedence over channel bonding when both operations are triggered at the same time + ENABLE + + + + false + + + + + + RX_CC_REPEAT_WAIT + Minimum repetition + Specify the number of RXUSRCLK cycles following a clock correction during which the elastic buffer is not permitted to execute another clock correction + 0 + + + RX_CC_MASK + Don't care + Mark this pattern "don't care" to always consider it as a match within a clock correction sequence + 00000000 + + + + false + + + + + + RX_CC_VAL + 00000000000000000000000000000000000000000000000000000000000000000000000000011100 + + + RX_CC_K + 00000001 + + + + false + + + + + + RX_CC_DISP + 00000000 + + + + false + + + + + + RX_CC_MASK_0_0 + Don't care + Mark this pattern "don't care" to always consider it as a match within a clock correction sequence + false + + + RX_CC_VAL_0_0 + Value + Specify the value for this clock correction sequence and pattern + 00011100 + + + RX_CC_K_0_0 + K character + Indicate whether or not the corresponding clock correction value is a K character + true + + + RX_CC_DISP_0_0 + Inverted disparity + Indicate whether or not the corresponding clock correction value uses inverted disparity to signify control a character via deliberate error + false + + + RX_CC_MASK_0_1 + Don't care + Mark this pattern "don't care" to always consider it as a match within a clock correction sequence + false + + + + false + + + + + + RX_CC_VAL_0_1 + Value + Specify the value for this clock correction sequence and pattern + 00000000 + + + + false + + + + + + RX_CC_K_0_1 + K character + Indicate whether or not the corresponding clock correction value is a K character + false + + + + false + + + + + + RX_CC_DISP_0_1 + Inverted disparity + Indicate whether or not the corresponding clock correction value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CC_MASK_0_2 + Don't care + Mark this pattern "don't care" to always consider it as a match within a clock correction sequence + false + + + + false + + + + + + RX_CC_VAL_0_2 + Value + Specify the value for this clock correction sequence and pattern + 00000000 + + + + false + + + + + + RX_CC_K_0_2 + K character + Indicate whether or not the corresponding clock correction value is a K character + false + + + + false + + + + + + RX_CC_DISP_0_2 + Inverted disparity + Indicate whether or not the corresponding clock correction value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CC_MASK_0_3 + Don't care + Mark this pattern "don't care" to always consider it as a match within a clock correction sequence + false + + + + false + + + + + + RX_CC_VAL_0_3 + Value + Specify the value for this clock correction sequence and pattern + 00000000 + + + + false + + + + + + RX_CC_K_0_3 + K character + Indicate whether or not the corresponding clock correction value is a K character + false + + + + false + + + + + + RX_CC_DISP_0_3 + Inverted disparity + Indicate whether or not the corresponding clock correction value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CC_MASK_1_0 + Don't care + Mark this pattern "don't care" to always consider it as a match within a clock correction sequence + false + + + + false + + + + + + RX_CC_VAL_1_0 + Value + Specify the value for this clock correction sequence and pattern + 00000000 + + + + false + + + + + + RX_CC_K_1_0 + K character + Indicate whether or not the corresponding clock correction value is a K character + false + + + + false + + + + + + RX_CC_DISP_1_0 + Inverted disparity + Indicate whether or not the corresponding clock correction value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CC_MASK_1_1 + Don't care + Mark this pattern "don't care" to always consider it as a match within a clock correction sequence + false + + + + false + + + + + + RX_CC_VAL_1_1 + Value + Specify the value for this clock correction sequence and pattern + 00000000 + + + + false + + + + + + RX_CC_K_1_1 + K character + Indicate whether or not the corresponding clock correction value is a K character + false + + + + false + + + + + + RX_CC_DISP_1_1 + Inverted disparity + Indicate whether or not the corresponding clock correction value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CC_MASK_1_2 + Don't care + Mark this pattern "don't care" to always consider it as a match within a clock correction sequence + false + + + + false + + + + + + RX_CC_VAL_1_2 + Value + Specify the value for this clock correction sequence and pattern + 00000000 + + + + false + + + + + + RX_CC_K_1_2 + K character + Indicate whether or not the corresponding clock correction value is a K character + false + + + + false + + + + + + RX_CC_DISP_1_2 + Inverted disparity + Indicate whether or not the corresponding clock correction value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + RX_CC_MASK_1_3 + Don't care + Mark this pattern "don't care" to always consider it as a match within a clock correction sequence + false + + + + false + + + + + + RX_CC_VAL_1_3 + Value + Specify the value for this clock correction sequence and pattern + 00000000 + + + + false + + + + + + RX_CC_K_1_3 + K character + Indicate whether or not the corresponding clock correction value is a K character + false + + + + false + + + + + + RX_CC_DISP_1_3 + Inverted disparity + Indicate whether or not the corresponding clock correction value uses inverted disparity to signify control a character via deliberate error + false + + + + false + + + + + + ENABLE_OPTIONAL_PORTS + Enable optional ports + Indicate whether a port should be included + txprgdivresetdone_out rcalenb_in txpisopd_in rxratemode_in dmonfiforeset_in dmonitorclk_in dmonitorout_out txdlysresetdone_out rxdlysresetdone_out rxphaligndone_out rxsyncdone_out eyescanreset_in txdiffctrl_in rxtermination_in cpllpd_in drpaddr_common_in drpclk_common_in drpdi_common_in drpen_common_in drpwe_common_in loopback_in pcieeqrxeqadaptdone_in pcierstidle_in pciersttxsyncstart_in pcieuserratedone_in qpll0pd_in qpll1pd_in rxcdrreset_in rxdfelpmreset_in rxlpmen_in rxpcsreset_in rxpd_in rx +pmareset_in rxpolarity_in rxprbscntreset_in rxprbssel_in rxrate_in txdeemph_in txdetectrx_in txelecidle_in txmaincursor_in txmargin_in txpcsreset_in txpd_in txpmareset_in txpostcursor_in txprbsforceerr_in txprbssel_in txprecursor_in txrate_in txswing_in bufgtce_out bufgtcemask_out bufgtdiv_out bufgtreset_out bufgtrstmask_out drpdo_common_out drprdy_common_out gtpowergood_out pcierategen3_out pcierateidle_out pcierateqpllpd_out pcierateqpllreset_out pciesynctxsyncdone_out pcieusergen3rdy_out pcie +userphystatusrst_out pcieuserratestart_out phystatus_out rxelecidle_out rxoutclkfabric_out rxoutclkpcs_out rxprbserr_out rxprbslocked_out rxrecclkout_out rxstatus_out rxvalid_out txoutclkfabric_out txoutclkpcs_out qpll1freqlock_in qpll0freqlock_in cpllfreqlock_in qpll0lock_out qpll1lock_out drpclk_in cpllreset_in qpll1outclk_out qpll1outrefclk_out qpll0outclk_out qpll0outrefclk_out pcierateqpll0_in pcierateqpll1_in gtrefclk00_in gtrefclk01_in qpll0reset_in qpll1reset_in drpwe_in drpaddr_in drpen +_in drprst_in drprdy_out drpdi_in drpdo_out rxcdrhold_in rxdfeagchold_in rxdfecfokhold_in rxdfelfhold_in rxdfekhhold_in rxdfetap2hold_in rxdfetap3hold_in rxdfetap4hold_in rxdfetap5hold_in rxdfetap6hold_in rxdfetap7hold_in rxdfetap8hold_in rxdfetap9hold_in rxdfetap10hold_in rxdfetap11hold_in rxdfetap12hold_in rxdfetap13hold_in rxdfetap14hold_in rxdfetap15hold_in rxdfeuthold_in rxdfevphold_in rxoshold_in rxlpmgchold_in rxlpmhfhold_in rxlpmlfhold_in rxlpmoshold_in rxratedone_out rxcdrfreqreset_in r +esetovrd_in txoutclksel_in cplllock_out gtrefclk0_in + + + RX_REFCLK_SOURCE + Receiver reference clock source + Select a reference clock input to drive the PLL chosen for receiver operation + + + + TX_REFCLK_SOURCE + Transmitter reference clock source + Select a reference clock input to drive the PLL chosen for transmitter operation + + + + RX_RECCLK_OUTPUT + Drive recovered clock out of device + Indicate whether this transceiver channel should drive its recovered clock out of the device, and which reference clock buffer location to use + + + + LOCATE_RESET_CONTROLLER + Include reset controller in the + Indicate whether the transceiver reset controller is instantiated within the core, or outside of the core in the example design. Inclusion may simplify transceiver usage, while exclusion may allow greater control. + EXAMPLE_DESIGN + + + LOCATE_TX_BUFFER_BYPASS_CONTROLLER + Include transmitter buffer bypass controller in the + If the transmitter buffer is bypassed, indicate whether the transmitter buffer bypass controller is instantiated within the core, or outside of the core in the example design. Inclusion may simplify transceiver usage, while exclusion may allow greater control. + EXAMPLE_DESIGN + + + LOCATE_RX_BUFFER_BYPASS_CONTROLLER + Include receiver elastic buffer bypass controller in the + If the receiver elastic buffer is bypassed, indicate whether the receiver elastic buffer bypass controller is instantiated within the core, or outside of the core in the example design. Inclusion may simplify transceiver usage, while exclusion may allow greater control. + CORE + + + + false + + + + + + LOCATE_IN_SYSTEM_IBERT_CORE + Include In-System IBERT core + Indicate whether or not the In-System IBERT core should be instantiated in the example design. + NONE + + + LOCATE_TX_USER_CLOCKING + Include simple transmitter user clocking network in the + Indicate whether the simple, inferred transmitter user clocking network is instantiated within the core, or outside of the core in the example design. Inclusion may simplify transceiver usage, while exclusion allows greater control of the network. + EXAMPLE_DESIGN + + + LOCATE_RX_USER_CLOCKING + Include simple receiver user clocking network in the + Indicate whether the simple, inferred receiver user clocking network is instantiated within the core, or outside of the core in the example design. Inclusion may simplify transceiver usage, while exclusion allows greater control of the network. + EXAMPLE_DESIGN + + + LOCATE_USER_DATA_WIDTH_SIZING + Include user data width sizing in the + Indicate whether the user data width sizing helper block is instantiated within the core, or outside of the core in the example design. Inclusion may simplify transceiver usage, while exclusion may allow greater control. + EXAMPLE_DESIGN + + + ORGANIZE_PORTS_BY + In the example design, organize ports across multiple channels by + If multiple transceivers are used, the example design can organize core ports either by name (iterating through each channel per port) or by channel (iterating through each port per channel) + NAME + + + PRESET + Transceiver configuration preset + You may select a transceiver configuration preset to pre-populate Transceivers Wizard selections with those relevant to a particular protocol or electrical standard + None + + + INTERNAL_PRESET + Transceiver configuration preset + None + + + INTERNAL_PORT_USAGE_UPDATED + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLEMENT_UPDATED + 23 + + + + false + + + + + + INTERNAL_CHANNEL_SITES_UPDATED + 5 + + + + false + + + + + + INTERNAL_CHANNEL_COLUMN_LOC_MAX + 96 + + + + false + + + + + + INTERNAL_RX_COMMA_PRESET_UPDATE + 8 + + + + false + + + + + + INTERNAL_UPDATE_IP_SYMBOL_drpclk_in + true + + + + false + + + + + + SECONDARY_QPLL_ENABLE + Enable secondary QPLL + Enable and configure the QPLL which is not used in this core configuration + false + + + SECONDARY_QPLL_LINE_RATE + Line rate of second core (Gb/s) + Enter the line rate, in Gb/s, for the data direction(s) of the core instance which will be clocked by the secondary QPLL + 10.3125 + + + + false + + + + + + SECONDARY_QPLL_FRACN_NUMERATOR + Fractional part of QPLL feedback divider + For supported transceiver types and line rates, entering the requested reference clock frequency and clicking Calculate above sets this numerator which produces the desired 24-bit fractional part of the secondary QPLL feedback divider as displayed. Note that any subsequent changes to this value affect secondary reference clock options including current selection + 0 + + + + false + + + + + + SECONDARY_QPLL_REFCLK_FREQUENCY + Actual Reference clock frequency (MHz) + Select a reference clock frequency from among those supported for the secondary QPLL at the selected line rate + 257.8125 + + + + false + + + + + + TXPROGDIV_FREQ_ENABLE + Enable selectable TXOUTCLK frequency + Enable selection of the TXOUTCLK frequency when using the TX programmable divider, instead of allowing the Wizard to choose the TXOUTCLK frequency + false + + + TXPROGDIV_FREQ_SOURCE + Programmable divider clock source + Select which PLL source is used to generate the selectable TXOUTCLK frequency + QPLL1 + + + + false + + + + + + TXPROGDIV_FREQ_VAL + TXOUTCLK frequency (MHz) + Select the TXOUTCLK frequency to be generated by the TX programmable divider + 400 + + + + false + + + + + + SATA_TX_BURST_LEN + TX COM sequence burst length + Select the number of bursts that make up a SATA COM sequence + 15 + + + FREERUN_FREQUENCY + Free-running and DRP clock frequency (MHz) + Enter the frequency of the free-running clock used to bring up the core. For configurations which use the CPLL, this clock must also be used for the transceiver channel DRP interface + 100 + + + INCLUDE_CPLL_CAL + 1 + + + USER_GTPOWERGOOD_DELAY_EN + Select 1 to enable powergood delay circuit + 1 + + + DISABLE_LOC_XDC + Select to disable generation of LOC constraints in xdc + 0 + + + ENABLE_COMMON_USRCLK + 0 + + + USB_ENABLE + false + + + PCIE_64BIT + false + + + PCIE_GEN4_EIOS + false + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_TX_RESET_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_TX_ACTIVE_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_TX_SRCCLK_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_TX_USRCLK_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_TX_USRCLK2_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_TX_ACTIVE_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_RX_RESET_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_RX_ACTIVE_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_RX_SRCCLK_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_RX_USRCLK_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_RX_USRCLK2_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERCLK_RX_ACTIVE_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_BUFFBYPASS_TX_RESET_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_BUFFBYPASS_TX_START_USER_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_BUFFBYPASS_TX_DONE_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_BUFFBYPASS_TX_ERROR_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_BUFFBYPASS_RX_RESET_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_BUFFBYPASS_RX_START_USER_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_BUFFBYPASS_RX_DONE_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_BUFFBYPASS_RX_ERROR_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_CLK_FREERUN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_ALL_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_TX_PLL_AND_DATAPATH_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_TX_DATAPATH_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_RX_PLL_AND_DATAPATH_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_RX_DATAPATH_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_TX_DONE_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_RX_DONE_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_QPLL0LOCK_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_QPLL1LOCK_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_RX_CDR_STABLE_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_TX_DONE_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_RX_DONE_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_QPLL0RESET_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_RESET_QPLL1RESET_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_GTHE3_CPLL_CAL_TXOUTCLK_PERIOD_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_GTHE3_CPLL_CAL_CNT_TOL_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_GTHE3_CPLL_CAL_BUFG_CE_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_GTHE4_CPLL_CAL_TXOUTCLK_PERIOD_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_GTHE4_CPLL_CAL_CNT_TOL_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_GTHE4_CPLL_CAL_BUFG_CE_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_GTYE4_CPLL_CAL_TXOUTCLK_PERIOD_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_GTYE4_CPLL_CAL_CNT_TOL_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_GTYE4_CPLL_CAL_BUFG_CE_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERDATA_TX_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTWIZ_USERDATA_RX_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BGBYPASSB_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BGMONITORENB_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BGPDB_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BGRCALOVRD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BGRCALOVRDENB_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPADDR_COMMON_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPCLK_COMMON_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPDI_COMMON_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPEN_COMMON_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPWE_COMMON_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTGREFCLK0_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTGREFCLK1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTNORTHREFCLK00_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTNORTHREFCLK01_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTNORTHREFCLK10_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTNORTHREFCLK11_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTREFCLK00_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTREFCLK01_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTREFCLK10_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTREFCLK11_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTSOUTHREFCLK00_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTSOUTHREFCLK01_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTSOUTHREFCLK10_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTSOUTHREFCLK11_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIERATEQPLL0_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIERATEQPLL1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PMARSVD0_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PMARSVD1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0CLKRSVD0_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0CLKRSVD1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0FBDIV_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0LOCKDETCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0LOCKEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0PD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0REFCLKSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0RESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1CLKRSVD0_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1CLKRSVD1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1FBDIV_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1LOCKDETCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1LOCKEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1PD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1REFCLKSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1RESET_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLLRSVD1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLLRSVD2_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLLRSVD3_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLLRSVD4_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RCALENB_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM0DATA_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM0RESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM0TOGGLE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM0WIDTH_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM1DATA_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM1RESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM1TOGGLE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM1WIDTH_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TCONGPI_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TCONPOWERUP_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TCONRESET_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TCONRSVDIN1_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBCFGSTREAMEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBDO_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBDRDY_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBENABLE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBGPI_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBINTR_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBIOLMBRST_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMBRST_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMDMCAPTURE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMDMDBGRST_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMDMDBGUPDATE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMDMREGEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMDMSHIFT_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMDMSYSRST_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMDMTCK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMDMTDI_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPDO_COMMON_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPRDY_COMMON_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PMARSVDOUT0_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PMARSVDOUT1_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0FBCLKLOST_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0LOCK_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0OUTCLK_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0OUTREFCLK_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0REFCLKLOST_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1FBCLKLOST_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1LOCK_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1OUTCLK_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1OUTREFCLK_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1REFCLKLOST_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLLDMONITOR0_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLLDMONITOR1_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_REFCLKOUTMONITOR0_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_REFCLKOUTMONITOR1_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXRECCLK0_SEL_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXRECCLK1_SEL_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXRECCLK0SEL_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXRECCLK1SEL_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM0FINALOUT_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM0TESTDATA_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM1FINALOUT_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SDM1TESTDATA_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TCONGPO_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TCONRSVDOUT0_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBDADDR_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBDEN_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBDI_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBDWE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBMDMTDO_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBRSVDOUT_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_UBTXUART_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CDRSTEPDIR_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CDRSTEPSQ_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CDRSTEPSX_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CFGRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CLKRSVD0_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CLKRSVD1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CPLLFREQLOCK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CPLLLOCKDETCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CPLLLOCKEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CPLLPD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CPLLREFCLKSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CPLLRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DMONFIFORESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DMONITORCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPADDR_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPDI_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPRST_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPWE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_ELPCALDVORWREN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_ELPCALPAORWREN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EVODDPHICALDONE_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EVODDPHICALSTART_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EVODDPHIDRDEN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EVODDPHIDWREN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EVODDPHIXRDEN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EVODDPHIXWREN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EYESCANMODE_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EYESCANRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EYESCANTRIGGER_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_FREQOS_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTGREFCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTHRXN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTHRXP_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTNORTHREFCLK0_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTNORTHREFCLK1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTREFCLK0_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTREFCLK1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTRESETSEL_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTRSVD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTRXRESET_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTRXRESETSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTSOUTHREFCLK0_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTSOUTHREFCLK1_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTTXRESET_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTTXRESETSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_INCPCTRL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTYRXN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTYRXP_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_LOOPBACK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_LOOPRSVD_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_LPBKRXTXSEREN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_LPBKTXRXSEREN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIEEQRXEQADAPTDONE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIERSTIDLE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIERSTTXSYNCSTART_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIEUSERRATEDONE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCSRSVDIN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCSRSVDIN2_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PMARSVDIN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0CLK_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0FREQLOCK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL0REFCLK_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1CLK_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1FREQLOCK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_QPLL1REFCLK_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RESETOVRD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RSTCLKENTX_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RX8B10BEN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXAFECFOKEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXBUFRESET_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCDRFREQRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCDRHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCDROVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCDRRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCDRRESETRSV_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCHBONDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCHBONDI_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCHBONDLEVEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCHBONDMASTER_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCHBONDSLAVE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCKCALRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCKCALSTART_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCOMMADETEN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEAGCCTRL_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDCCFORCESTART_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEAGCHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEAGCOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFECFOKFCNUM_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFECFOKFEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFECFOKFPULSE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFECFOKHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFECFOKOVREN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEKHHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEKHOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFELFHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFELFOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFELPMRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP10HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP10OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP11HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP11OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP12HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP12OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP13HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP13OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP14HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP14OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP15HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP15OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP2HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP2OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP3HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP3OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP4HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP4OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP5HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP5OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP6HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP6OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP7HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP7OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP8HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP8OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP9HOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFETAP9OVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEUTHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEUTOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEVPHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEVPOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEVSEN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDFEXYDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDLYBYPASS_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDLYEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDLYOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDLYSRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXELECIDLEMODE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXEQTRAINING_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXGEARBOXSLIP_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLATCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLPMEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLPMGCHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLPMGCOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLPMHFHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLPMHFOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLPMLFHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLPMLFKLOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLPMOSHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLPMOSOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXMCOMMAALIGNEN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXMONITORSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOOBRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSCALRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTCFG_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTEN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTHOLD_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTOVRDEN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTSTROBE_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTTESTOVRDEN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOUTCLKSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPCOMMAALIGNEN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPCSRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPHALIGN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPHALIGNEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPHDLYPD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPHDLYRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPHOVRDEN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPLLCLKSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPMARESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPOLARITY_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPRBSCNTRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPRBSSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPROGDIVRESET_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXQPIEN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXRATE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXRATEMODE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSLIDE_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSLIPOUTCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSLIPPMA_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSYNCALLIN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSYNCIN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSYNCMODE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSYSCLKSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXTERMINATION_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXUSERRDY_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXUSRCLK_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXUSRCLK2_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_SIGVALIDCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TSTIN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TX8B10BBYPASS_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TX8B10BEN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXBUFDIFFCTRL_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXCOMINIT_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXCOMSAS_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXCOMWAKE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXCTRL0_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXCTRL1_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXCTRL2_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDATA_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDATAEXTENDRSVD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDCCFORCESTART_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDCCRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDEEMPH_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDETECTRX_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDIFFCTRL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDIFFPD_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDLYBYPASS_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDLYEN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDLYHOLD_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDLYOVRDEN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDLYSRESET_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDLYUPDOWN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXELECIDLE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXELFORCESTART_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXHEADER_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXINHIBIT_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXLATCLK_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXLFPSTRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXLFPSU2LPEXIT_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXLFPSU3WAKE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXMAINCURSOR_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXMARGIN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXMUXDCDEXHOLD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXMUXDCDORWREN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXONESZEROS_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXOUTCLKSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPCSRESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPDELECIDLEMODE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPHALIGN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPHALIGNEN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPHDLYPD_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPHDLYRESET_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPHDLYTSTCLK_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPHINIT_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPHOVRDEN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPIPPMEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPIPPMOVRDEN_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPIPPMPD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPIPPMSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPIPPMSTEPSIZE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPISOPD_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPLLCLKSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPMARESET_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPOLARITY_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPOSTCURSOR_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPOSTCURSORINV_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPRBSFORCEERR_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPRBSSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPRECURSOR_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPRECURSORINV_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPROGDIVRESET_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXQPIBIASEN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXQPISTRONGPDOWN_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXQPIWEAKPUP_IN + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXRATE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXRATEMODE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXSEQUENCE_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXSWING_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXSYNCALLIN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXSYNCIN_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXSYNCMODE_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXSYSCLKSEL_IN + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXUSERRDY_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXUSRCLK_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXUSRCLK2_IN + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BUFGTCE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BUFGTCEMASK_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BUFGTDIV_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BUFGTRESET_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_BUFGTRSTMASK_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CPLLFBCLKLOST_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CPLLLOCK_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_CPLLREFCLKLOST_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DMONITOROUT_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DMONITOROUTCLK_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPDO_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_DRPRDY_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_EYESCANDATAERROR_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTHTXN_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTHTXP_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTPOWERGOOD_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTREFCLKMONITOR_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTYTXN_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_GTYTXP_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIERATEGEN3_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIERATEIDLE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIERATEQPLLPD_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIERATEQPLLRESET_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIESYNCTXSYNCDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIEUSERGEN3RDY_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIEUSERPHYSTATUSRST_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCIEUSERRATESTART_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PCSRSVDOUT_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PHYSTATUS_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_PINRSRVDAS_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_POWERPRESENT_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RESETEXCEPTION_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXBUFSTATUS_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXBYTEISALIGNED_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXBYTEREALIGN_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCDRLOCK_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCDRPHDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCHANBONDSEQ_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCHANISALIGNED_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCHANREALIGN_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCHBONDO_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCKCALDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCLKCORCNT_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCOMINITDET_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCOMMADET_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCOMSASDET_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCOMWAKEDET_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCTRL0_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCTRL1_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCTRL2_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXCTRL3_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDATA_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDATAEXTENDRSVD_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDATAVALID_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXDLYSRESETDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXELECIDLE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXHEADER_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXHEADERVALID_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLFPSTRESETDET_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLFPSU2LPEXITDET_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXLFPSU3WAKEDET_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXMONITOROUT_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTSTARTED_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTSTROBEDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOSINTSTROBESTARTED_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOUTCLK_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOUTCLKFABRIC_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXOUTCLKPCS_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPHALIGNDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPHALIGNERR_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPMARESETDONE_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPRBSERR_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPRBSLOCKED_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXPRGDIVRESETDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXQPISENN_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXQPISENP_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXRATEDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXRECCLKOUT_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXRESETDONE_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSLIDERDY_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSLIPDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSLIPOUTCLKRDY_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSLIPPMARDY_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSTARTOFSEQ_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSTATUS_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSYNCDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXSYNCOUT_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_RXVALID_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXBUFSTATUS_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXCOMFINISH_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDCCDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXDLYSRESETDONE_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXOUTCLK_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXOUTCLKFABRIC_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXOUTCLKPCS_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPHALIGNDONE_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPHINITDONE_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPMARESETDONE_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXPRGDIVRESETDONE_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXQPISENN_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXQPISENP_OUT + -1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXRATEDONE_OUT + 0 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXRESETDONE_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXSYNCDONE_OUT + 1 + + + + false + + + + + + INTERNAL_PORT_ENABLED_TXSYNCOUT_OUT + 1 + + + + false + + + + + + Component_Name + xdma_pcie4_ip_gt + + + + + UltraScale FPGAs Transceivers Wizard + 4 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4_ip.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4_ip.xci new file mode 100644 index 0000000..30e6e7f --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4_ip.xci @@ -0,0 +1,1159 @@ + + + xilinx.com + xci + unknown + 1.0 + + + xdma_pcie4_ip + + + + + + 0.000 + + + + 0.000 + + + + 100000000 + 0.000 + + + + 100000000 + 0.000 + + 0.000 + + 100000000 + 1 + 1 + 1 + 0 + undef + 0.000 + 32 + 0 + 0 + 88 + + 100000000 + 1 + 1 + 1 + 0 + undef + 0.000 + 32 + 0 + 0 + 75 + ACTIVE_LOW + + 100000000 + 1 + 1 + 1 + 0 + undef + 0.000 + 32 + 0 + 0 + 33 + + 100000000 + 1 + 1 + 1 + 0 + undef + 0.000 + 32 + 0 + 0 + 62 + 0x000 + FALSE + FALSE + 0 + 33 + 88 + 256 + 75 + 62 + 0x1 + 0x1 + TRUE + FALSE + 0x20000 + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + 0x0 + TRUE + 0x0 + FALSE + FALSE + FALSE + TRUE + FALSE + TRUE + TRUE + TRUE + TRUE + TRUE + FALSE + TRUE + 2 + TRUE + FALSE + FALSE + FALSE + 0 + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + 1 + TRUE + 2 + 1 + 0 + ADD-IN_CARD + 0 + FALSE + FALSE + FALSE + 0x000 + NONE + 0x00000000 + FALSE + TRUE + 32 + None + TRUE + FALSE + FALSE + NONE + FALSE + TRUE + FALSE + 0x1C0 + 0x1C0 + 0x00 + 0x009 + 0x4 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x40 + 0x070001 + 0x9038 + FALSE + FALSE + FALSE + FALSE + TRUE + FALSE + 0x3 + 0x1C0 + 0x000 + FALSE + 0x1 + 0 + TRUE + 0x70 + 0 + 0x00000000 + 0 + 0x00000000 + 0x000 + 0 + 0x70 + FALSE + 0x48 + FALSE + FALSE + FALSE + FALSE + 0x00 + 0x000 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x0000 + 0x000 + 0x0000 + 0x1 + 0x0000 + 0x0000 + 0x00000553 + 0x0000 + 0x0007 + 0x10EE + TRUE + FALSE + FALSE + 0x000 + 0x0 + 0x0 + 0x000 + 0x1 + FALSE + 0x000 + 0x10EE + 0x000 + 0x000 + 0x00 + 0x009 + 0x4 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x40 + 0x058000 + 0x9011 + 0x3 + 0x000 + 0x000 + FALSE + 0x0 + 0x70 + 0 + 0x00000000 + 0 + 0x00000000 + 0x000 + 0 + 0x70 + FALSE + 0x70 + 0x00 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x0000 + 0x000 + 0x0000 + 0x1 + 0x0000 + 0x0001 + 0x00000553 + 0x0000 + 0x0007 + 0x000 + 0x0 + 0x000 + 0x000 + 0x00 + 0x009 + 0x4 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x40 + 0x058000 + 0x9038 + 0x3 + 0x000 + 0x000 + FALSE + 0x0 + 0x70 + 0 + 0x00000000 + 0 + 0x00000000 + 0x000 + 0 + 0x70 + FALSE + 0x70 + 0x00 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x0000 + 0x000 + 0x0000 + 0x1 + 0x0000 + 0x0002 + 0x00000553 + 0x0000 + 0x0007 + 0x000 + 0x0 + 0x000 + 0x000 + 0x00 + 0x009 + 0x4 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x000 + 0x0 + 0x40 + 0x058000 + 0x9038 + 0x3 + 0x000 + 0x000 + FALSE + 0x0 + 0x70 + 0 + 0x00000000 + 0 + 0x00000000 + 0x000 + 0 + 0x70 + FALSE + 0x70 + 0x00 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x00 + 0x0 + 0x0000 + 0x000 + 0x0000 + 0x1 + 0x0000 + 0x0003 + 0x00000553 + 0x0000 + 0x0007 + 0x000 + 0x0 + 4 + 0 + FALSE + 2 + TRUE + FALSE + 4 + 8 + TRUE + FALSE + TRUE + GTY_Quad_227 + 1 + 0x00000000 + 0x1 + FALSE + 0 + FALSE + 0x2 + 0x000 + 0x00 + 0x004 + 0x20 + 0x3E0 + 0x20 + FALSE + 0 + FALSE + X8G3 + FALSE + TRUE + 0x70 + 0 + 0x00000000 + 0 + 0x00000000 + 0x000 + 0 + 0x00000000 + 0 + 0x00000000 + 0x000 + 0 + 0x00000000 + 0 + 0x00000000 + 0x000 + 0 + 0x00000000 + 0 + 0x00000000 + 0x000 + FALSE + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 8 + Beta + 0 + true + Address_Aligned + false + false + false + true + false + true + DWORD_Aligned + xdma_pcie4_ip + 15 + None + Custom + false + 070001 + 9038 + false + false + false + false + false + INTA + true + BAR_0 + 00000000 + BAR_0 + 00000000 + 000 + 1_vector + false + false + false + false + 00 + 0 + 0 + 0000 + 00000553 + 0000 + 0007 + 10EE + false + 058000 + 9011 + NONE + BAR_0 + 00000000 + BAR_0 + 00000000 + 000 + 1_vector + 00 + 0 + 1 + 0 + 0001 + 00000553 + 0000 + 0007 + 10EE + false + 058000 + 9038 + NONE + BAR_0 + 00000000 + BAR_0 + 00000000 + 000 + 1_vector + 00 + 0 + 1 + 0 + 0002 + 00000553 + 0000 + 0007 + 10EE + false + 058000 + 9038 + NONE + BAR_0 + 00000000 + BAR_0 + 00000000 + 000 + 1_vector + 00 + 0 + 1 + 0 + 0003 + 00000553 + 0000 + 0007 + 10EE + false + 4 + true + 8.0_GT/s + X8 + 100_MHz + 0 + 0 + false + false + 1 + Custom + 1 + 1 + false + DWORD_Aligned + No_ASPM + 0 + 250 + true + 20000 + true + false + 256_bit + false + true + false + true + true + true + true + true + false + true + true + 500 + true + false + false + PCI_Express_Endpoint_device + false + false + false + false + false + false + false + false + false + false + false + false + false + false + False + 0000 + false + false + false + false + false + false + false + false + true + 100_MHz + true + false + false + false + false + false + false + false + false + true + false + false + false + Internal + 2 + 1 + Add-in_Card + false + None + 00000000 + Advanced + HARD + true + X1Y2 + FALSE + true + Extreme + true + false + false + true + false + Kilobytes + 64 + Memory + false + false + false + Kilobytes + 128 + N/A + false + false + false + Kilobytes + 128 + N/A + false + false + false + Kilobytes + 128 + N/A + false + false + false + Kilobytes + 128 + N/A + false + false + Kilobytes + 128 + N/A + Simple_communication_controllers + 07 + 01 + 00 + 1024_bytes + false + false + Kilobytes + 2 + true + false + false + true + false + Kilobytes + 2 + Memory + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + Kilobytes + 2 + N/A + 1 + 16450_compatible_serial_controller + false + false + false + true + false + Kilobytes + 64 + Memory + false + false + false + Kilobytes + 128 + N/A + false + false + false + Kilobytes + 128 + N/A + false + false + false + Kilobytes + 128 + N/A + false + false + false + Kilobytes + 128 + N/A + false + false + Kilobytes + 128 + N/A + Memory_controller + 05 + 00 + 80 + false + Kilobytes + 2 + false + false + false + true + false + Kilobytes + 2 + Memory + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + Kilobytes + 2 + N/A + Other_memory_controller + 10EE + false + true + false + Kilobytes + 64 + Memory + false + false + false + Kilobytes + 128 + N/A + false + false + false + Kilobytes + 128 + N/A + false + false + false + Kilobytes + 128 + N/A + false + false + false + Kilobytes + 128 + N/A + false + false + Kilobytes + 128 + N/A + Memory_controller + 05 + 00 + 80 + false + Kilobytes + 2 + false + false + false + true + false + Kilobytes + 2 + Memory + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + Kilobytes + 2 + N/A + Other_memory_controller + 10EE + false + true + false + Kilobytes + 64 + Memory + false + false + false + Kilobytes + 128 + N/A + false + false + false + Kilobytes + 128 + N/A + false + false + false + Kilobytes + 128 + N/A + false + false + false + Kilobytes + 128 + N/A + false + false + Kilobytes + 128 + N/A + Memory_controller + 05 + 00 + 80 + false + Kilobytes + 2 + false + false + false + true + false + Kilobytes + 2 + Memory + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + Kilobytes + 2 + N/A + Other_memory_controller + 10EE + false + QPLL1 + true + GTY_Quad_227 + false + false + ACTIVE_LOW + 15 + 15 + X8G3 + false + true + Enabled + 64bit_Enabled + 10EE + false + None + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 3 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4_ip.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4_ip.xml new file mode 100644 index 0000000..54a9027 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4_ip.xml @@ -0,0 +1,25761 @@ + + + xilinx.com + customized_ip + xdma_pcie4_ip + 1.0 + + + m_axis_cq + m_axis_cq + The Completer Request interface is used to transmit Completion TLP's to the Client Application + + + + + + + TDATA + + + m_axis_cq_tdata + + + + + TKEEP + + + m_axis_cq_tkeep + + + + + TLAST + + + m_axis_cq_tlast + + + + + TREADY + + + m_axis_cq_tready + + + + + TUSER + + + m_axis_cq_tuser + + + + + TVALID + + + m_axis_cq_tvalid + + + + + + TDATA_NUM_BYTES + 32 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 88 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 1 + + + none + + + + + HAS_TLAST + 1 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + s_axis_cc + s_axis_cc + The Completer Completion Interface is used to transmit Completion TLP's + + + + + + + TDATA + + + s_axis_cc_tdata + + + + + TKEEP + + + s_axis_cc_tkeep + + + + + TLAST + + + s_axis_cc_tlast + + + + + TREADY + + + s_axis_cc_tready + + + + + TUSER + + + s_axis_cc_tuser + + + + + TVALID + + + s_axis_cc_tvalid + + + + + + TDATA_NUM_BYTES + 32 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 33 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 1 + + + none + + + + + HAS_TLAST + 1 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + s_axis_rq + s_axis_rq + The Requestor Request interface received requests TLP's from the Client Application + + + + + + + TDATA + + + s_axis_rq_tdata + + + + + TKEEP + + + s_axis_rq_tkeep + + + + + TLAST + + + s_axis_rq_tlast + + + + + TREADY + + + s_axis_rq_tready + + + + + TUSER + + + s_axis_rq_tuser + + + + + TVALID + + + s_axis_rq_tvalid + + + + + + TDATA_NUM_BYTES + 32 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 62 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 1 + + + none + + + + + HAS_TLAST + 1 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + m_axis_rc + m_axis_rc + The Requestor Completer interface transmits completions to the client application + + + + + + + TDATA + + + m_axis_rc_tdata + + + + + TKEEP + + + m_axis_rc_tkeep + + + + + TLAST + + + m_axis_rc_tlast + + + + + TREADY + + + m_axis_rc_tready + + + + + TUSER + + + m_axis_rc_tuser + + + + + TVALID + + + m_axis_rc_tvalid + + + + + + TDATA_NUM_BYTES + 32 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 75 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 1 + + + none + + + + + HAS_TLAST + 1 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + RST.sys_rst + RST.sys_rst + sys_rst interface + + + + + + + RST + + + sys_reset + + + + + + BOARD.ASSOCIATED_PARAM + SYS_RST_N_BOARD_INTERFACE + + + + required + + + + + + TYPE + PCIE_PERST + + + POLARITY + ACTIVE_LOW + + + none + + + + + + + pcie4_mgt + pcie_7x_mgt + PCIExpress Serial Link Interface + + + + + + + rxn + + + pci_exp_rxn + + + + + rxp + + + pci_exp_rxp + + + + + txn + + + pci_exp_txn + + + + + txp + + + pci_exp_txp + + + + + + BOARD.ASSOCIATED_PARAM + PCIE_BOARD_INTERFACE + + + + required + + + + + + + + + true + + + + + + pcie4_cfg_fc + pcie_cfg_fc + Configuration Flow Control INTERFACE + + + + + + + CPLD + + + cfg_fc_cpld + + + + + CPLH + + + cfg_fc_cplh + + + + + NPD + + + cfg_fc_npd + + + + + NPH + + + cfg_fc_nph + + + + + PD + + + cfg_fc_pd + + + + + PH + + + cfg_fc_ph + + + + + SEL + + + cfg_fc_sel + + + + + + + true + + + + + + pcie4_cfg_mgmt + pcie4_cfg_mgmt + PCIE Configuration Management Interface + + + + + + + ADDR + + + cfg_mgmt_addr + + + + + BYTE_EN + + + cfg_mgmt_byte_enable + + + + + DEBUG_ACCESS + + + cfg_mgmt_debug_access + + + + + FUNCTION_NUMBER + + + cfg_mgmt_function_number + + + + + READ_DATA + + + cfg_mgmt_read_data + + + + + READ_EN + + + cfg_mgmt_read + + + + + READ_WRITE_DONE + + + cfg_mgmt_read_write_done + + + + + WRITE_DATA + + + cfg_mgmt_write_data + + + + + WRITE_EN + + + cfg_mgmt_write + + + + + + + true + + + + + + pcie4_cfg_pm + pcie4_cfg_pm + PCIE4 Power Management Interface + + + + + + + pm_aspm_l1entry_reject + + + cfg_pm_aspm_l1_entry_reject + + + + + pm_aspm_tx_l0s_entry_disable + + + cfg_pm_aspm_tx_l0s_entry_disable + + + + + + + true + + + + + + pcie4_cfg_msi + pcie4_us_cfg_msi + PCIE MSI interrupt + + + + + + + attr + + + cfg_interrupt_msi_attr + + + + + data + + + cfg_interrupt_msi_data + + + + + enable + + + cfg_interrupt_msi_enable + + + + + fail + + + cfg_interrupt_msi_fail + + + + + function_number + + + cfg_interrupt_msi_function_number + + + + + int_vector + + + cfg_interrupt_msi_int + + + + + mask_update + + + cfg_interrupt_msi_mask_update + + + + + mmenable + + + cfg_interrupt_msi_mmenable + + + + + pending_status + + + cfg_interrupt_msi_pending_status + + + + + pending_status_data_enable + + + cfg_interrupt_msi_pending_status_data_enable + + + + + pending_status_function_num + + + cfg_interrupt_msi_pending_status_function_num + + + + + select + + + cfg_interrupt_msi_select + + + + + sent + + + cfg_interrupt_msi_sent + + + + + tph_present + + + cfg_interrupt_msi_tph_present + + + + + tph_st_tag + + + cfg_interrupt_msi_tph_st_tag + + + + + tph_type + + + cfg_interrupt_msi_tph_type + + + + + + + true + + + + + + pcie4_cfg_msix_internal + pcie4_cfg_msix_internal + PCIE MSIx Int Interrupt + + + + + + + attr + + + cfg_interrupt_msi_attr + + + + + enable + + + cfg_interrupt_msix_enable + + + + + fail + + + cfg_interrupt_msi_fail + + + + + function_number + + + cfg_interrupt_msi_function_number + + + + + int_vector + + + cfg_interrupt_msix_int + + + + + mask + + + cfg_interrupt_msix_mask + + + + + mint_vector + + + cfg_interrupt_msi_int + + + + + sent + + + cfg_interrupt_msi_sent + + + + + tph_present + + + cfg_interrupt_msi_tph_present + + + + + tph_st_tag + + + cfg_interrupt_msi_tph_st_tag + + + + + tph_type + + + cfg_interrupt_msi_tph_type + + + + + vec_pending + + + cfg_interrupt_msix_vec_pending + + + + + vec_pending_status + + + cfg_interrupt_msix_vec_pending_status + + + + + vf_enable + + + cfg_interrupt_msix_vf_enable + + + + + vf_mask + + + cfg_interrupt_msix_vf_mask + + + + + + + false + + + + + + pcie4_cfg_external_msix + pcie4_cfg_external_msix + PCIE MSI-X Interrupt + + + + + + + address + + + cfg_interrupt_msix_address + + + + + data + + + cfg_interrupt_msix_data + + + + + enable + + + cfg_interrupt_msix_enable + + + + + fail + + + cfg_interrupt_msi_fail + + + + + function_number + + + cfg_interrupt_msi_function_number + + + + + int_vector + + + cfg_interrupt_msix_int + + + + + mask + + + cfg_interrupt_msix_mask + + + + + sent + + + cfg_interrupt_msi_sent + + + + + vec_pending + + + cfg_interrupt_msix_vec_pending + + + + + vec_pending_status + + + cfg_interrupt_msix_vec_pending_status + + + + + vf_enable + + + cfg_interrupt_msix_vf_enable + + + + + vf_mask + + + cfg_interrupt_msix_vf_mask + + + + + + + false + + + + + + pcie4_cfg_msix_external + pcie4_cfg_msix_external + PCIE MSI-X Interrupt + + + + + + + address + + + cfg_interrupt_msix_address + + + + + data + + + cfg_interrupt_msix_data + + + + + enable + + + cfg_interrupt_msix_enable + + + + + int_vector + + + cfg_interrupt_msix_int + + + + + mask + + + cfg_interrupt_msix_mask + + + + + vec_pending + + + cfg_interrupt_msix_vec_pending + + + + + vec_pending_status + + + cfg_interrupt_msix_vec_pending_status + + + + + vf_enable + + + cfg_interrupt_msix_vf_enable + + + + + vf_mask + + + cfg_interrupt_msix_vf_mask + + + + + + + false + + + + + + pcie4_cfg_interrupt + pcie4_cfg_interrupt + PCIE Legacy Interrupt + + + + + + + INTx_VECTOR + + + cfg_interrupt_int + + + + + PENDING + + + cfg_interrupt_pending + + + + + SENT + + + cfg_interrupt_sent + + + + + + pcie4_cfg_ext + pcie4_us_cfg_ext + Configuration Extend Interface + + + + + + + function_number + + + cfg_ext_function_number + + + + + read_data + + + cfg_ext_read_data + + + + + read_data_valid + + + cfg_ext_read_data_valid + + + + + read_received + + + cfg_ext_read_received + + + + + register_number + + + cfg_ext_register_number + + + + + write_byte_enable + + + cfg_ext_write_byte_enable + + + + + write_data + + + cfg_ext_write_data + + + + + write_received + + + cfg_ext_write_received + + + + + + + false + + + + + + pcie4_cfg_mesg_tx + pcie4_us_cfg_mesg_tx + Configuration Transmit Message Interface + + + + + + + TRANSMIT + + + cfg_msg_transmit + + + + + TRANSMIT_DATA + + + cfg_msg_transmit_data + + + + + TRANSMIT_DONE + + + cfg_msg_transmit_done + + + + + TRANSMIT_TYPE + + + cfg_msg_transmit_type + + + + + + + true + + + + + + pcie4_cfg_mesg_rcvd + pcie4_us_cfg_mesg_rcvd + Configuration Received Message Interface + + + + + + + recd + + + cfg_msg_received + + + + + recd_data + + + cfg_msg_received_data + + + + + recd_type + + + cfg_msg_received_type + + + + + + + true + + + + + + pcie4_cfg_control + pcie4_us_cfg_control + It allows a broad range of information exchange between user application and the core + + + + + + + bus_number + + + cfg_bus_number + + + + + config_space_enable + + + cfg_config_space_enable + + + + + ds_bus_number + + + cfg_ds_bus_number + + + + + ds_device_number + + + cfg_ds_device_number + + + + + ds_port_number + + + cfg_ds_port_number + + + + + dsn + + + cfg_dsn + + + + + err_cor_in + + + cfg_err_cor_in + + + + + err_uncor_in + + + cfg_err_uncor_in + + + + + flr_done + + + cfg_flr_done + + + + + flr_in_process + + + cfg_flr_in_process + + + + + hot_reset_in + + + cfg_hot_reset_in + + + + + hot_reset_out + + + cfg_hot_reset_out + + + + + link_training_enable + + + cfg_link_training_enable + + + + + power_state_change_ack + + + cfg_power_state_change_ack + + + + + power_state_change_interrupt + + + cfg_power_state_change_interrupt + + + + + req_pm_transition_l23_ready + + + cfg_req_pm_transition_l23_ready + + + + + vf_flr_done + + + cfg_vf_flr_done + + + + + vf_flr_func_num + + + cfg_vf_flr_func_num + + + + + vf_flr_in_process + + + cfg_vf_flr_in_process + + + + + + + true + + + + + + pcie4_pcie_id + pcie4_pcie_id + PCIE 4 PCIE ID interface + + + + + + + subsys_vend_id + + + cfg_subsys_vend_id + + + + + vend_id + + + cfg_vend_id + + + + + + + false + + + + + + pcie4_pcie_id_pf0 + pcie4_pcie_id_pf0 + PCIE 4 PCIE ID interface + + + + + + + dev_id_pf0 + + + cfg_dev_id_pf0 + + + + + rev_id_pf0 + + + cfg_rev_id_pf0 + + + + + subsys_id_pf0 + + + cfg_subsys_id_pf0 + + + + + + + false + + + + + + pcie4_pcie_id_pf1 + pcie4_pcie_id_pf1 + PCIE 4 PCIE ID interface + + + + + + + dev_id_pf1 + + + cfg_dev_id_pf1 + + + + + rev_id_pf1 + + + cfg_rev_id_pf1 + + + + + subsys_id_pf1 + + + cfg_subsys_id_pf1 + + + + + + + false + + + + + + pcie4_pcie_id_pf2 + pcie4_pcie_id_pf2 + PCIE 4 PCIE ID interface + + + + + + + dev_id_pf2 + + + cfg_dev_id_pf2 + + + + + rev_id_pf2 + + + cfg_rev_id_pf2 + + + + + subsys_id_pf2 + + + cfg_subsys_id_pf2 + + + + + + + false + + + + + + pcie4_pcie_id_pf3 + pcie4_pcie_id_pf3 + PCIE 4 PCIE ID interface + + + + + + + dev_id_pf3 + + + cfg_dev_id_pf3 + + + + + rev_id_pf3 + + + cfg_rev_id_pf3 + + + + + subsys_id_pf3 + + + cfg_subsys_id_pf3 + + + + + + + false + + + + + + pcie4_cfg_status + pcie4_us_cfg_status + Configuration Status Interface + + + + + + + cq_np_req + + + pcie_cq_np_req + + + + + cq_np_req_count + + + pcie_cq_np_req_count + + + + + current_speed + + + cfg_current_speed + + + + + err_cor_out + + + cfg_err_cor_out + + + + + err_fatal_out + + + cfg_err_fatal_out + + + + + err_nonfatal_out + + + cfg_err_nonfatal_out + + + + + function_power_state + + + cfg_function_power_state + + + + + function_status + + + cfg_function_status + + + + + link_power_state + + + cfg_link_power_state + + + + + local_error_out + + + cfg_local_error_out + + + + + local_error_valid + + + cfg_local_error_valid + + + + + ltssm_state + + + cfg_ltssm_state + + + + + max_payload + + + cfg_max_payload + + + + + max_read_req + + + cfg_max_read_req + + + + + negotiated_width + + + cfg_negotiated_width + + + + + obff_enable + + + cfg_obff_enable + + + + + phy_link_down + + + cfg_phy_link_down + + + + + phy_link_status + + + cfg_phy_link_status + + + + + pl_status_change + + + cfg_pl_status_change + + + + + rcb_status + + + cfg_rcb_status + + + + + rq_seq_num0 + + + pcie_rq_seq_num0 + + + + + rq_seq_num1 + + + pcie_rq_seq_num1 + + + + + rq_seq_num_vld0 + + + pcie_rq_seq_num_vld0 + + + + + rq_seq_num_vld1 + + + pcie_rq_seq_num_vld1 + + + + + rq_tag0 + + + pcie_rq_tag0 + + + + + rq_tag1 + + + pcie_rq_tag1 + + + + + rq_tag_av + + + pcie_rq_tag_av + + + + + rq_tag_vld0 + + + pcie_rq_tag_vld0 + + + + + rq_tag_vld1 + + + pcie_rq_tag_vld1 + + + + + rx_pm_state + + + cfg_rx_pm_state + + + + + tph_requester_enable + + + cfg_tph_requester_enable + + + + + tph_st_mode + + + cfg_tph_st_mode + + + + + tx_pm_state + + + cfg_tx_pm_state + + + + + vf_power_state + + + cfg_vf_power_state + + + + + vf_status + + + cfg_vf_status + + + + + vf_tph_requester_enable + + + cfg_vf_tph_requester_enable + + + + + vf_tph_st_mode + + + cfg_vf_tph_st_mode + + + + + + + true + + + + + + pcie4_transmit_fc + pcie4_us_transmit_fc + Transmit Flow Control Interfce + + + + + + + npd_av + + + pcie_tfc_npd_av + + + + + nph_av + + + pcie_tfc_nph_av + + + + + + + true + + + + + + pcie4_drp + pcie4_us_drp + PCIE DRP Interface + + + + + + + DADDR + + + drp_addr + + + + + DEN + + + drp_en + + + + + DI + + + drp_di + + + + + DO + + + drp_do + + + + + DRDY + + + drp_rdy + + + + + DWE + + + drp_we + + + + + + + false + + + + + + CLK.sys_clk + CLK.sys_clk + sys_clk interface + + + + + + + CLK + + + sys_clk + + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + CLK.sys_clk_gt + CLK.sys_clk_gt + sys_clk_gt interface + + + + + + + CLK + + + sys_clk_gt + + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + CLK.user_clk + CLK.user_clk + user_clk interface + + + + + + + CLK + + + user_clk + + + + + + ASSOCIATED_BUSIF + m_axis_cq:s_axis_cc:s_axis_rq:m_axis_rc + + + FREQ_HZ + 125000000 + + + ASSOCIATED_RESET + user_reset + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + CLK.core_clk + CLK.core_clk + core_clk interface + + + + + + + CLK + + + core_clk + + + + + + FREQ_HZ + 500000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + CLK.gt_drp_clk + CLK.gt_drp_clk + gt_drp_clk interface + + + + + + + CLK + + + gt_drp_clk + + + + + + FREQ_HZ + 125000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + RST.user_reset + RST.user_reset + user_reset interface + + + + + + + RST + + + user_reset + + + + + + POLARITY + ACTIVE_HIGH + + + + + pcie4_pl + pcie4_pl + Physical Layer Interface + + + + + + + eq_in_progress + + + pl_eq_in_progress + + + + + eq_mismatch + + + pl_eq_mismatch + + + + + eq_phase + + + pl_eq_phase + + + + + gen2_upstream_prefer_deemph + + + pl_gen2_upstream_prefer_deemph + + + + + redo_eq + + + pl_redo_eq + + + + + redo_eq_pending + + + pl_redo_eq_pending + + + + + redo_eq_speed + + + pl_redo_eq_speed + + + + + + + false + + + + + + configure + configure + + + + + + + req_data + + + conf_req_data + + + + + req_ready + + + conf_req_ready + + + + + req_reg_num + + + conf_req_reg_num + + + + + req_type + + + conf_req_type + + + + + req_valid + + + conf_req_valid + + + + + resp_rdata + + + conf_resp_rdata + + + + + resp_valid + + + conf_resp_valid + + + + + + + false + + + + + + cap + cap + + + + + + + GNT + + + cap_gnt + + + + + REL + + + cap_rel + + + + + REQ + + + cap_req + + + + + + + false + + + + + + startup + startup + STARTUP Interface + + + + + + + cfgclk + + + startup_cfgclk + + + + + cfgmclk + + + startup_cfgmclk + + + + + di + + + startup_di + + + + + do + + + startup_do + + + + + dts + + + startup_dts + + + + + eos + + + startup_eos + + + + + fcsbo + + + startup_fcsbo + + + + + fcsbts + + + startup_fcsbts + + + + + gsr + + + startup_gsr + + + + + gts + + + startup_gts + + + + + keyclearb + + + startup_keyclearb + + + + + pack + + + startup_pack + + + + + preq + + + startup_preq + + + + + userdoneo + + + startup_usrdoneo + + + + + usrcclko + + + startup_usrcclko + + + + + usrclkts + + + startup_usrcclkts + + + + + usrdonets + + + startup_usrdonets + + + + + + + false + + + + + + pcie4_ext_pipe_rp + pcie4_ext_pipe_rp + PCIE4 External PIPE Interface + + + + + + + COMMANDS_IN + + + common_commands_in + + + + + COMMANDS_OUT + + + common_commands_out + + + + + RX_0 + + + pipe_rx_0_sigs + + + + + RX_1 + + + pipe_rx_1_sigs + + + + + RX_2 + + + pipe_rx_2_sigs + + + + + RX_3 + + + pipe_rx_3_sigs + + + + + RX_4 + + + pipe_rx_4_sigs + + + + + RX_5 + + + pipe_rx_5_sigs + + + + + RX_6 + + + pipe_rx_6_sigs + + + + + RX_7 + + + pipe_rx_7_sigs + + + + + RX_8 + + + pipe_rx_8_sigs + + + + + RX_9 + + + pipe_rx_9_sigs + + + + + RX_10 + + + pipe_rx_10_sigs + + + + + RX_11 + + + pipe_rx_11_sigs + + + + + RX_12 + + + pipe_rx_12_sigs + + + + + RX_13 + + + pipe_rx_13_sigs + + + + + RX_14 + + + pipe_rx_14_sigs + + + + + RX_15 + + + pipe_rx_15_sigs + + + + + TX_0 + + + pipe_tx_0_sigs + + + + + TX_1 + + + pipe_tx_1_sigs + + + + + TX_2 + + + pipe_tx_2_sigs + + + + + TX_3 + + + pipe_tx_3_sigs + + + + + TX_4 + + + pipe_tx_4_sigs + + + + + TX_5 + + + pipe_tx_5_sigs + + + + + TX_6 + + + pipe_tx_6_sigs + + + + + TX_7 + + + pipe_tx_7_sigs + + + + + TX_8 + + + pipe_tx_8_sigs + + + + + TX_9 + + + pipe_tx_9_sigs + + + + + TX_10 + + + pipe_tx_10_sigs + + + + + TX_11 + + + pipe_tx_11_sigs + + + + + TX_12 + + + pipe_tx_12_sigs + + + + + TX_13 + + + pipe_tx_13_sigs + + + + + TX_14 + + + pipe_tx_14_sigs + + + + + TX_15 + + + pipe_tx_15_sigs + + + + + + + false + + + + + + pcie4_ext_pipe_ep + pcie4_ext_pipe_ep + PCIE4 External PIPE Interface + + + + + + + COMMANDS_IN + + + common_commands_out + + + + + COMMANDS_OUT + + + common_commands_in + + + + + RX_0 + + + pipe_tx_0_sigs + + + + + RX_1 + + + pipe_tx_1_sigs + + + + + RX_2 + + + pipe_tx_2_sigs + + + + + RX_3 + + + pipe_tx_3_sigs + + + + + RX_4 + + + pipe_tx_4_sigs + + + + + RX_5 + + + pipe_tx_5_sigs + + + + + RX_6 + + + pipe_tx_6_sigs + + + + + RX_7 + + + pipe_tx_7_sigs + + + + + RX_8 + + + pipe_tx_8_sigs + + + + + RX_9 + + + pipe_tx_9_sigs + + + + + RX_10 + + + pipe_tx_10_sigs + + + + + RX_11 + + + pipe_tx_11_sigs + + + + + RX_12 + + + pipe_tx_12_sigs + + + + + RX_13 + + + pipe_tx_13_sigs + + + + + RX_14 + + + pipe_tx_14_sigs + + + + + RX_15 + + + pipe_tx_15_sigs + + + + + TX_0 + + + pipe_rx_0_sigs + + + + + TX_1 + + + pipe_rx_1_sigs + + + + + TX_2 + + + pipe_rx_2_sigs + + + + + TX_3 + + + pipe_rx_3_sigs + + + + + TX_4 + + + pipe_rx_4_sigs + + + + + TX_5 + + + pipe_rx_5_sigs + + + + + TX_6 + + + pipe_rx_6_sigs + + + + + TX_7 + + + pipe_rx_7_sigs + + + + + TX_8 + + + pipe_rx_8_sigs + + + + + TX_9 + + + pipe_rx_9_sigs + + + + + TX_10 + + + pipe_rx_10_sigs + + + + + TX_11 + + + pipe_rx_11_sigs + + + + + TX_12 + + + pipe_rx_12_sigs + + + + + TX_13 + + + pipe_rx_13_sigs + + + + + TX_14 + + + pipe_rx_14_sigs + + + + + TX_15 + + + pipe_rx_15_sigs + + + + + + + false + + + + + + pcie4_ext_pipe_ep_legacy + pcie4_ext_pipe_ep_legacy + PCIE4 External PIPE Interface + + + + + + + COMMANDS_IN + + + common_commands_out + + + + + COMMANDS_OUT + + + common_commands_in + + + + + RX_0 + + + pipe_tx_0_sigs + + + + + RX_1 + + + pipe_tx_1_sigs + + + + + RX_2 + + + pipe_tx_2_sigs + + + + + RX_3 + + + pipe_tx_3_sigs + + + + + RX_4 + + + pipe_tx_4_sigs + + + + + RX_5 + + + pipe_tx_5_sigs + + + + + RX_6 + + + pipe_tx_6_sigs + + + + + RX_7 + + + pipe_tx_7_sigs + + + + + RX_8 + + + pipe_tx_8_sigs + + + + + RX_9 + + + pipe_tx_9_sigs + + + + + RX_10 + + + pipe_tx_10_sigs + + + + + RX_11 + + + pipe_tx_11_sigs + + + + + RX_12 + + + pipe_tx_12_sigs + + + + + RX_13 + + + pipe_tx_13_sigs + + + + + RX_14 + + + pipe_tx_14_sigs + + + + + RX_15 + + + pipe_tx_15_sigs + + + + + TX_0 + + + pipe_rx_0_sigs + + + + + TX_1 + + + pipe_rx_1_sigs + + + + + TX_2 + + + pipe_rx_2_sigs + + + + + TX_3 + + + pipe_rx_3_sigs + + + + + TX_4 + + + pipe_rx_4_sigs + + + + + TX_5 + + + pipe_rx_5_sigs + + + + + TX_6 + + + pipe_rx_6_sigs + + + + + TX_7 + + + pipe_rx_7_sigs + + + + + TX_8 + + + pipe_rx_8_sigs + + + + + TX_9 + + + pipe_rx_9_sigs + + + + + TX_10 + + + pipe_rx_10_sigs + + + + + TX_11 + + + pipe_rx_11_sigs + + + + + TX_12 + + + pipe_rx_12_sigs + + + + + TX_13 + + + pipe_rx_13_sigs + + + + + TX_14 + + + pipe_rx_14_sigs + + + + + TX_15 + + + pipe_rx_15_sigs + + + + + + + false + + + + + + pcie4_usp_ext_gtcom + pcie4_usp_ext_gtcommon + PCIE4 Ultrascale+ External GT COMMON Interface + + + + + + + exts_qpll0lock_out + + + ext_qpll0lock_out + + + + + exts_qpll0outclk_out + + + ext_qpll0outclk_out + + + + + exts_qpll0outrefclk_out + + + ext_qpll0outrefclk_out + + + + + exts_qpll0pd + + + ext_qpll0pd + + + + + exts_qpll0reset + + + ext_qpll0reset + + + + + exts_qpll1lock_out + + + ext_qpll1lock_out + + + + + exts_qpll1outclk_out + + + ext_qpll1outclk_out + + + + + exts_qpll1outrefclk_out + + + ext_qpll1outrefclk_out + + + + + exts_qpll1pd + + + ext_qpll1pd + + + + + exts_qpll1reset + + + ext_qpll1reset + + + + + exts_qpllxrate + + + ext_qpllxrate + + + + + exts_qpllxrcalenb + + + ext_qpllxrcalenb + + + + + exts_qpllxrefclk + + + ext_qpllxrefclk + + + + + + + false + + + + + + pcie4_usp_int_gtcom + pcie4_usp_int_gtcommon + PCIE4 Ultrascale+ Internal GT COMMON Interface + + + + + + + ints_qpll0lock_out + + + int_qpll0lock_out + + + + + ints_qpll0outclk_out + + + int_qpll0outclk_out + + + + + ints_qpll0outrefclk_out + + + int_qpll0outrefclk_out + + + + + ints_qpll1lock_out + + + int_qpll1lock_out + + + + + ints_qpll1outclk_out + + + int_qpll1outclk_out + + + + + ints_qpll1outrefclk_out + + + int_qpll1outrefclk_out + + + + + + + false + + + + + + pcie_ext_ch_gt + pcie_ext_ch_gt + channel DRP signals + + + + + + + DADDR + + + ext_ch_gt_drpaddr + + + + + DEN + + + ext_ch_gt_drpen + + + + + DI + + + ext_ch_gt_drpdi + + + + + DO + + + ext_ch_gt_drpdo + + + + + DRDY + + + ext_ch_gt_drprdy + + + + + DWE + + + ext_ch_gt_drpwe + + + + + + + false + + + + + + transceiver_debug + transceiver_debug + Transceiver Debug Interface + + + + + + + bufgtdiv + + + gt_bufgtdiv + + + + + cpll_lock + + + gt_cplllock + + + + + dmonfiforeset + + + gt_dmonfiforeset + + + + + dmonitorclk + + + gt_dmonitorclk + + + + + dmonitorout + + + gt_dmonitorout + + + + + eyescandataerror + + + gt_eyescandataerror + + + + + gen34_eios_det + + + gt_gen34_eios_det + + + + + gtpowergood + + + gt_gtpowergood + + + + + loopback + + + gt_loopback + + + + + pcieuserratedone + + + gt_pcieuserratedone + + + + + pcieuserratestart + + + gt_pcieuserratestart + + + + + phystatus + + + gt_phystatus + + + + + prst_n + + + phy_prst_n + + + + + qpll0_lock + + + gt_qpll0lock + + + + + qpll1_lock + + + gt_qpll1lock + + + + + rate_idle + + + gt_pcierateidle + + + + + rrst_n + + + phy_rrst_n + + + + + rst_fsm + + + phy_rst_fsm + + + + + rst_idle + + + phy_rst_idle + + + + + rxbufreset + + + gt_rxbufreset + + + + + rxbufstatus + + + gt_rxbufstatus + + + + + rxcdrlock + + + gt_rxcdrlock + + + + + rxcdrreset + + + gt_rxcdrreset + + + + + rxcommadet + + + gt_rxcommadet + + + + + rxdfelpmreset + + + gt_rxdfelpmreset + + + + + rxdlysresetdone + + + gt_rxdlysresetdone + + + + + rxeq_fsm + + + phy_rxeq_fsm + + + + + rxoutclk + + + gt_rxoutclk + + + + + rxoutclkfabric + + + gt_rxoutclkfabric + + + + + rxoutclkpcs + + + gt_rxoutclkpcs + + + + + rxpcsreset + + + gt_rxpcsreset + + + + + rxphaligndone + + + gt_rxphaligndone + + + + + rxpmareset + + + gt_rxpmareset + + + + + rxpmaresetdone + + + gt_rxpmaresetdone + + + + + rxprbscntreset + + + gt_rxprbscntreset + + + + + rxprbserr + + + gt_rxprbserr + + + + + rxprbslocked + + + gt_rxprbslocked + + + + + rxprbssel + + + gt_rxprbssel + + + + + rxrecclkout + + + gt_rxrecclkout + + + + + rxresetdone + + + gt_rxresetdone + + + + + rxstatus + + + gt_rxstatus + + + + + rxsyncdone + + + gt_rxsyncdone + + + + + rxvalid + + + gt_rxvalid + + + + + txdlysresetdone + + + gt_txdlysresetdone + + + + + txelecidle + + + gt_txelecidle + + + + + txeq_ctrl + + + phy_txeq_ctrl + + + + + txeq_fsm + + + phy_txeq_fsm + + + + + txeq_preset + + + phy_txeq_preset + + + + + txinhibit + + + gt_txinhibit + + + + + txoutclk + + + gt_txoutclk + + + + + txoutclkfabric + + + gt_txoutclkfabric + + + + + txoutclkpcs + + + gt_txoutclkpcs + + + + + txpcsreset + + + gt_txpcsreset + + + + + txphaligndone + + + gt_txphaligndone + + + + + txphinitdone + + + gt_txphinitdone + + + + + txpmareset + + + gt_txpmareset + + + + + txpmaresetdone + + + gt_txpmaresetdone + + + + + txprbsforceerr + + + gt_txprbsforceerr + + + + + txprbssel + + + gt_txprbssel + + + + + txprogdivresetdone + + + gt_txprogdivresetdone + + + + + txresetdone + + + gt_txresetdone + + + + + txsyncdone + + + gt_txsyncdone + + + + + + + false + + + + + + pcie4_gt_if + pcie4_gt_if + GT Interface + + + + + + + bufgtce_out + + + bufgtce_out + + + + + bufgtcemask_out + + + bufgtcemask_out + + + + + bufgtdiv_out + + + bufgtdiv_out + + + + + bufgtreset_out + + + bufgtreset_out + + + + + bufgtrstmask_out + + + bufgtrstmask_out + + + + + cpllfreqlock_in + + + cpllfreqlock_in + + + + + cplllock_out + + + cplllock_out + + + + + cpllpd_in + + + cpllpd_in + + + + + cpllreset_in + + + cpllreset_in + + + + + dmonfiforeset_in + + + dmonfiforeset_in + + + + + dmonitorclk_in + + + dmonitorclk_in + + + + + dmonitorout_out + + + dmonitorout_out + + + + + drpaddr_in + + + drpaddr_in + + + + + drpclk_in + + + drpclk_in + + + + + drpdi_in + + + drpdi_in + + + + + drpdo_out + + + drpdo_out + + + + + drpen_in + + + drpen_in + + + + + drprdy_out + + + drprdy_out + + + + + drprst_in + + + drprst_in + + + + + drpwe_in + + + drpwe_in + + + + + ext_phy_clk_bufg_gt_ce + + + ext_phy_clk_bufg_gt_ce + + + + + ext_phy_clk_bufg_gt_reset + + + ext_phy_clk_bufg_gt_reset + + + + + ext_phy_clk_bufgtcemask + + + ext_phy_clk_bufgtcemask + + + + + ext_phy_clk_bufgtdiv + + + ext_phy_clk_bufgtdiv + + + + + ext_phy_clk_gt_bufgtrstmask + + + ext_phy_clk_gt_bufgtrstmask + + + + + ext_phy_clk_int_clock + + + ext_phy_clk_int_clock + + + + + ext_phy_clk_pclk + + + ext_phy_clk_pclk + + + + + ext_phy_clk_pclk2_gt + + + ext_phy_clk_pclk2_gt + + + + + ext_phy_clk_phy_coreclk + + + ext_phy_clk_phy_coreclk + + + + + ext_phy_clk_phy_mcapclk + + + ext_phy_clk_phy_mcapclk + + + + + ext_phy_clk_phy_pclk2 + + + ext_phy_clk_phy_pclk2 + + + + + ext_phy_clk_phy_userclk + + + ext_phy_clk_phy_userclk + + + + + ext_phy_clk_rst_idle + + + ext_phy_clk_rst_idle + + + + + ext_phy_clk_txoutclk + + + ext_phy_clk_txoutclk + + + + + eyescanreset_in + + + eyescanreset_in + + + + + gtpowergood_out + + + gtpowergood_out + + + + + gtrefclk0_in + + + gtrefclk0_in + + + + + gtrefclk00_in + + + gtrefclk00_in + + + + + gtrefclk01_in + + + gtrefclk01_in + + + + + gtrxreset_in + + + gtrxreset_in + + + + + gttxreset_in + + + gttxreset_in + + + + + gtwiz_reset_rx_done_in + + + gtwiz_reset_rx_done_in + + + + + gtwiz_reset_tx_done_in + + + gtwiz_reset_tx_done_in + + + + + gtwiz_userclk_rx_active_in + + + gtwiz_userclk_rx_active_in + + + + + gtwiz_userclk_tx_active_in + + + gtwiz_userclk_tx_active_in + + + + + loopback_in + + + loopback_in + + + + + pcieeqrxeqadaptdone_in + + + pcieeqrxeqadaptdone_in + + + + + pcierategen3_out + + + pcierategen3_out + + + + + pcierateidle_out + + + pcierateidle_out + + + + + pcierateqpll0_in + + + pcierateqpll0_in + + + + + pcierateqpll1_in + + + pcierateqpll1_in + + + + + pcierateqpllpd_out + + + pcierateqpllpd_out + + + + + pcierateqpllreset_out + + + pcierateqpllreset_out + + + + + pcierstidle_in + + + pcierstidle_in + + + + + pciersttxsyncstart_in + + + pciersttxsyncstart_in + + + + + pciesynctxsyncdone_out + + + pciesynctxsyncdone_out + + + + + pcieusergen3rdy_out + + + pcieusergen3rdy_out + + + + + pcieuserphystatusrst_out + + + pcieuserphystatusrst_out + + + + + pcieuserratedone_in + + + pcieuserratedone_in + + + + + pcieuserratestart_out + + + pcieuserratestart_out + + + + + phystatus_out + + + phystatus_out + + + + + qpll0freqlock_in + + + qpll0freqlock_in + + + + + qpll0lock_out + + + qpll0lock_out + + + + + qpll0outclk_out + + + qpll0outclk_out + + + + + qpll0outrefclk_out + + + qpll0outrefclk_out + + + + + qpll0pd_in + + + qpll0pd_in + + + + + qpll0reset_in + + + qpll0reset_in + + + + + qpll1freqlock_in + + + qpll1freqlock_in + + + + + qpll1lock_out + + + qpll1lock_out + + + + + qpll1outclk_out + + + qpll1outclk_out + + + + + qpll1outrefclk_out + + + qpll1outrefclk_out + + + + + qpll1pd_in + + + qpll1pd_in + + + + + qpll1reset_in + + + qpll1reset_in + + + + + rcalenb_in + + + rcalenb_in + + + + + resetovrd_in + + + resetovrd_in + + + + + rx8b10ben_in + + + rx8b10ben_in + + + + + rxbufreset_in + + + rxbufreset_in + + + + + rxbufstatus_out + + + rxbufstatus_out + + + + + rxbyteisaligned_out + + + rxbyteisaligned_out + + + + + rxbyterealign_out + + + rxbyterealign_out + + + + + rxcdrfreqreset_in + + + rxcdrfreqreset_in + + + + + rxcdrhold_in + + + rxcdrhold_in + + + + + rxcdrlock_out + + + rxcdrlock_out + + + + + rxcdrreset_in + + + rxcdrreset_in + + + + + rxclkcorcnt_out + + + rxclkcorcnt_out + + + + + rxcommadet_out + + + rxcommadet_out + + + + + rxcommadeten_in + + + rxcommadeten_in + + + + + rxctrl0_out + + + rxctrl0_out + + + + + rxctrl1_out + + + rxctrl1_out + + + + + rxctrl2_out + + + rxctrl2_out + + + + + rxctrl3_out + + + rxctrl3_out + + + + + rxdata_out + + + rxdata_out + + + + + rxdfeagchold_in + + + rxdfeagchold_in + + + + + rxdfecfokhold_in + + + rxdfecfokhold_in + + + + + rxdfekhhold_in + + + rxdfekhhold_in + + + + + rxdfelfhold_in + + + rxdfelfhold_in + + + + + rxdfelpmreset_in + + + rxdfelpmreset_in + + + + + rxdfetap2hold_in + + + rxdfetap2hold_in + + + + + rxdfetap3hold_in + + + rxdfetap3hold_in + + + + + rxdfetap4hold_in + + + rxdfetap4hold_in + + + + + rxdfetap5hold_in + + + rxdfetap5hold_in + + + + + rxdfetap6hold_in + + + rxdfetap6hold_in + + + + + rxdfetap7hold_in + + + rxdfetap7hold_in + + + + + rxdfetap8hold_in + + + rxdfetap8hold_in + + + + + rxdfetap9hold_in + + + rxdfetap9hold_in + + + + + rxdfetap10hold_in + + + rxdfetap10hold_in + + + + + rxdfetap11hold_in + + + rxdfetap11hold_in + + + + + rxdfetap12hold_in + + + rxdfetap12hold_in + + + + + rxdfetap13hold_in + + + rxdfetap13hold_in + + + + + rxdfetap14hold_in + + + rxdfetap14hold_in + + + + + rxdfetap15hold_in + + + rxdfetap15hold_in + + + + + rxdfeuthold_in + + + rxdfeuthold_in + + + + + rxdfevphold_in + + + rxdfevphold_in + + + + + rxdlysresetdone_out + + + rxdlysresetdone_out + + + + + rxelecidle_out + + + rxelecidle_out + + + + + rxlpmen_in + + + rxlpmen_in + + + + + rxlpmgchold_in + + + rxlpmgchold_in + + + + + rxlpmhfhold_in + + + rxlpmhfhold_in + + + + + rxlpmlfhold_in + + + rxlpmlfhold_in + + + + + rxlpmoshold_in + + + rxlpmoshold_in + + + + + rxmcommaalignen_in + + + rxmcommaalignen_in + + + + + rxoshold_in + + + rxoshold_in + + + + + rxoutclk_out + + + rxoutclk_out + + + + + rxoutclkfabric_out + + + rxoutclkfabric_out + + + + + rxoutclkpcs_out + + + rxoutclkpcs_out + + + + + rxpcommaalignen_in + + + rxpcommaalignen_in + + + + + rxpcsreset_in + + + rxpcsreset_in + + + + + rxpd_in + + + rxpd_in + + + + + rxphaligndone_out + + + rxphaligndone_out + + + + + rxpmareset_in + + + rxpmareset_in + + + + + rxpmaresetdone_out + + + rxpmaresetdone_out + + + + + rxpolarity_in + + + rxpolarity_in + + + + + rxprbscntreset_in + + + rxprbscntreset_in + + + + + rxprbserr_out + + + rxprbserr_out + + + + + rxprbslocked_out + + + rxprbslocked_out + + + + + rxprbssel_in + + + rxprbssel_in + + + + + rxprogdivreset_in + + + rxprogdivreset_in + + + + + rxrate_in + + + rxrate_in + + + + + rxratedone_out + + + rxratedone_out + + + + + rxratemode_in + + + rxratemode_in + + + + + rxrecclkout_out + + + rxrecclkout_out + + + + + rxresetdone_out + + + rxresetdone_out + + + + + rxslide_in + + + rxslide_in + + + + + rxstatus_out + + + rxstatus_out + + + + + rxsyncdone_out + + + rxsyncdone_out + + + + + rxtermination_in + + + rxtermination_in + + + + + rxuserrdy_in + + + rxuserrdy_in + + + + + rxusrclk2_in + + + rxusrclk2_in + + + + + rxusrclk_in + + + rxusrclk_in + + + + + rxvalid_out + + + rxvalid_out + + + + + tx8b10ben_in + + + tx8b10ben_in + + + + + txctrl0_in + + + txctrl0_in + + + + + txctrl1_in + + + txctrl1_in + + + + + txctrl2_in + + + txctrl2_in + + + + + txdata_in + + + txdata_in + + + + + txdeemph_in + + + txdeemph_in + + + + + txdetectrx_in + + + txdetectrx_in + + + + + txdiffctrl_in + + + txdiffctrl_in + + + + + txdlybypass_in + + + txdlybypass_in + + + + + txdlyen_in + + + txdlyen_in + + + + + txdlyhold_in + + + txdlyhold_in + + + + + txdlyovrden_in + + + txdlyovrden_in + + + + + txdlysreset_in + + + txdlysreset_in + + + + + txdlysresetdone_out + + + txdlysresetdone_out + + + + + txdlyupdown_in + + + txdlyupdown_in + + + + + txelecidle_in + + + txelecidle_in + + + + + txmaincursor_in + + + txmaincursor_in + + + + + txmargin_in + + + txmargin_in + + + + + txoutclk_out + + + txoutclk_out + + + + + txoutclkfabric_out + + + txoutclkfabric_out + + + + + txoutclkpcs_out + + + txoutclkpcs_out + + + + + txoutclksel_in + + + txoutclksel_in + + + + + txpcsreset_in + + + txpcsreset_in + + + + + txpd_in + + + txpd_in + + + + + txphalign_in + + + txphalign_in + + + + + txphaligndone_out + + + txphaligndone_out + + + + + txphalignen_in + + + txphalignen_in + + + + + txphdlypd_in + + + txphdlypd_in + + + + + txphdlyreset_in + + + txphdlyreset_in + + + + + txphdlytstclk_in + + + txphdlytstclk_in + + + + + txphinit_in + + + txphinit_in + + + + + txphinitdone_out + + + txphinitdone_out + + + + + txphovrden_in + + + txphovrden_in + + + + + txpisopd_in + + + txpisopd_in + + + + + txpmareset_in + + + txpmareset_in + + + + + txpmaresetdone_out + + + txpmaresetdone_out + + + + + txpostcursor_in + + + txpostcursor_in + + + + + txprbsforceerr_in + + + txprbsforceerr_in + + + + + txprbssel_in + + + txprbssel_in + + + + + txprecursor_in + + + txprecursor_in + + + + + txprgdivresetdone_out + + + txprgdivresetdone_out + + + + + txprogdivreset_in + + + txprogdivreset_in + + + + + txrate_in + + + txrate_in + + + + + txresetdone_out + + + txresetdone_out + + + + + txswing_in + + + txswing_in + + + + + txsyncallin_in + + + txsyncallin_in + + + + + txsyncdone_out + + + txsyncdone_out + + + + + txsyncin_in + + + txsyncin_in + + + + + txsyncmode_in + + + txsyncmode_in + + + + + txsyncout_out + + + txsyncout_out + + + + + txuserrdy_in + + + txuserrdy_in + + + + + txusrclk2_in + + + txusrclk2_in + + + + + txusrclk_in + + + txusrclk_in + + + + + + + false + + + + + + + + + xilinx_elaboratesubcores + Elaborate Sub-Cores + :vivado.xilinx.com:elaborate.subcores + + xilinx_elaboratesubcores_view_fileset + + + + outputProductCRC + 8:1d5c25f5 + + + + + + + pci_exp_txn + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pci_exp_txp + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pci_exp_rxn + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + pci_exp_rxp + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + user_clk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + user_reset + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + user_lnk_up + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + gt_drp_clk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + core_clk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_rq_tdata + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + s_axis_rq_tkeep + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + s_axis_rq_tlast + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + s_axis_rq_tready + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + s_axis_rq_tuser + + in + + 61 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + s_axis_rq_tvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + m_axis_rc_tdata + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + m_axis_rc_tkeep + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + m_axis_rc_tlast + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + m_axis_rc_tready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + m_axis_rc_tuser + + out + + 74 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + m_axis_rc_tvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + m_axis_cq_tdata + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + m_axis_cq_tkeep + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + m_axis_cq_tlast + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + m_axis_cq_tready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + m_axis_cq_tuser + + out + + 87 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + m_axis_cq_tvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + s_axis_cc_tdata + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + s_axis_cc_tkeep + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + s_axis_cc_tlast + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + s_axis_cc_tready + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + s_axis_cc_tuser + + in + + 32 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + s_axis_cc_tvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + pcie_rq_seq_num0 + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_rq_seq_num_vld0 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_rq_seq_num1 + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_rq_seq_num_vld1 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_rq_tag0 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_rq_tag1 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_rq_tag_av + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_rq_tag_vld0 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_rq_tag_vld1 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_tfc_nph_av + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_tfc_npd_av + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pcie_cq_np_req + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 1 + + + + + + true + + + + + + pcie_cq_np_req_count + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_phy_link_down + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_phy_link_status + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_negotiated_width + + out + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_current_speed + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_max_payload + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_max_read_req + + out + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_function_status + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_function_power_state + + out + + 11 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_vf_status + + out + + 503 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_vf_power_state + + out + + 755 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_link_power_state + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_mgmt_addr + + in + + 9 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_mgmt_function_number + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_mgmt_write + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_mgmt_write_data + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_mgmt_byte_enable + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + cfg_mgmt_read + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_mgmt_read_data + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_mgmt_read_write_done + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_mgmt_debug_access + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_err_cor_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_err_nonfatal_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_err_fatal_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_local_error_valid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_local_error_out + + out + + 4 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_ltssm_state + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_rx_pm_state + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_tx_pm_state + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_rcb_status + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_obff_enable + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_pl_status_change + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_tph_requester_enable + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_tph_st_mode + + out + + 11 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_vf_tph_requester_enable + + out + + 251 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_vf_tph_st_mode + + out + + 755 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_msg_received + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_msg_received_data + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_msg_received_type + + out + + 4 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_msg_transmit + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_msg_transmit_type + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_msg_transmit_data + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_msg_transmit_done + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_fc_ph + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_fc_pd + + out + + 11 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_fc_nph + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_fc_npd + + out + + 11 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_fc_cplh + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_fc_cpld + + out + + 11 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_fc_sel + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_dsn + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_bus_number + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_power_state_change_ack + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_power_state_change_interrupt + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_err_cor_in + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_err_uncor_in + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_flr_in_process + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_flr_done + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_vf_flr_in_process + + out + + 251 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_vf_flr_func_num + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_vf_flr_done + + in + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_link_training_enable + + in + + + std_logic + xilinx_elaboratesubcores + + + + 1 + + + + + + true + + + + + + cfg_ext_read_received + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_write_received + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_register_number + + out + + 9 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_function_number + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_write_data + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_write_byte_enable + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_read_data + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_ext_read_data_valid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_int + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + cfg_interrupt_pending + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + cfg_interrupt_sent + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + cfg_interrupt_msi_enable + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_interrupt_msi_mmenable + + out + + 11 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_interrupt_msi_mask_update + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_interrupt_msi_data + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_interrupt_msi_select + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msi_int + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msi_pending_status + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msi_pending_status_data_enable + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msi_pending_status_function_num + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msi_sent + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_interrupt_msi_fail + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_interrupt_msi_attr + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msi_tph_present + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msi_tph_type + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msi_tph_st_tag + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msi_function_number + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msix_enable + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msix_mask + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msix_vf_enable + + out + + 251 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msix_vf_mask + + out + + 251 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_pm_aspm_l1_entry_reject + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_pm_aspm_tx_l0s_entry_disable + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_interrupt_msix_data + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msix_address + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msix_int + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msix_vec_pending + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msix_vec_pending_status + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_hot_reset_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_config_space_enable + + in + + + std_logic + xilinx_elaboratesubcores + + + + 1 + + + + + + true + + + + + + cfg_req_pm_transition_l23_ready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_hot_reset_in + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_ds_port_number + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_ds_bus_number + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_ds_device_number + + in + + 4 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_subsys_vend_id + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x10EE + + + + + + false + + + + + + cfg_dev_id_pf0 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x9038 + + + + + + false + + + + + + cfg_dev_id_pf1 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x9011 + + + + + + false + + + + + + cfg_dev_id_pf2 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x9038 + + + + + + false + + + + + + cfg_dev_id_pf3 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x9038 + + + + + + false + + + + + + cfg_vend_id + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x10EE + + + + + + false + + + + + + cfg_rev_id_pf0 + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x00 + + + + + + false + + + + + + cfg_rev_id_pf1 + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x00 + + + + + + false + + + + + + cfg_rev_id_pf2 + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x00 + + + + + + false + + + + + + cfg_rev_id_pf3 + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x00 + + + + + + false + + + + + + cfg_subsys_id_pf0 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x0007 + + + + + + false + + + + + + cfg_subsys_id_pf1 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x0007 + + + + + + false + + + + + + cfg_subsys_id_pf2 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x0007 + + + + + + false + + + + + + cfg_subsys_id_pf3 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x0007 + + + + + + false + + + + + + sys_clk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + sys_clk_ce_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + sys_clk_gt + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + sys_reset + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + conf_req_type + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + conf_req_reg_num + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + conf_req_data + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + conf_req_valid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + conf_req_ready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + conf_resp_rdata + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + conf_resp_valid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + pl_gen2_upstream_prefer_deemph + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pl_eq_in_progress + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + pl_redo_eq + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pl_redo_eq_speed + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pl_eq_mismatch + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + pl_redo_eq_pending + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + pl_eq_phase + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpllxrefclk + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpllxrate + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpllxrcalenb + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpll0pd + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpll0reset + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpll0lock_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_qpll0outclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_qpll0outrefclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + int_qpll0lock_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_qpll0outrefclk_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_qpll0outclk_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpll1pd + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpll1reset + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpll1lock_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_qpll1outclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_qpll1outrefclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + int_qpll1lock_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_qpll1outrefclk_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_qpll1outclk_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + common_commands_in + + in + + 25 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_0_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_1_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_2_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_3_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_4_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_5_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_6_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_7_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_8_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_9_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_10_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_11_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_12_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_13_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_14_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_15_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + common_commands_out + + out + + 25 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_0_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_1_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_2_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_3_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_4_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_5_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_6_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_7_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_8_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_9_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_10_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_11_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_12_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_13_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_14_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_15_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_pcieuserratedone + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_loopback + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_txprbsforceerr + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_txinhibit + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_txprbssel + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxprbssel + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxprbscntreset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_txelecidle + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxpmaresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txphaligndone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txphinitdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txdlysresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxphaligndone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxdlysresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxsyncdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_eyescandataerror + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxprbserr + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_dmonfiforeset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_dmonitorclk + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_dmonitorout + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxcommadet + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_phystatus + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxvalid + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxcdrlock + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_pcierateidle + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_pcieuserratestart + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_gtpowergood + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_cplllock + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxoutclk + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxrecclkout + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_qpll1lock + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_qpll0lock + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxstatus + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxbufstatus + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_bufgtdiv + + out + + 8 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_txeq_ctrl + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_txeq_preset + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_rst_fsm + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_txeq_fsm + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_rxeq_fsm + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_rst_idle + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_rrst_n + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_prst_n + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_ch_gt_drpclk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_gen34_eios_det + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txoutclk + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txoutclkfabric + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxoutclkfabric + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txoutclkpcs + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxoutclkpcs + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txpmareset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxpmareset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_txpcsreset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxpcsreset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxbufreset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxcdrreset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxdfelpmreset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_txprogdivresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txpmaresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txsyncdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxprbslocked + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_ch_gt_drpaddr + + in + + 79 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_ch_gt_drpen + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_ch_gt_drpdi + + in + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_ch_gt_drpwe + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_ch_gt_drpdo + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_ch_gt_drprdy + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drp_rdy + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + drp_do + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drp_clk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 1 + + + + + + false + + + + + + drp_en + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drp_we + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drp_addr + + in + + 9 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drp_di + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gtrefclk01_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtrefclk00_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcierateqpll0_in + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcierateqpll1_in + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll0pd_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll0reset_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll1pd_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll1reset_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rcalenb_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll0lock_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll0outclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll0outrefclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll1lock_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll1outclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll1outrefclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll0freqlock_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll1freqlock_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcierateqpllpd_out + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcierateqpllreset_out + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gtwiz_reset_rx_done_in + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtwiz_reset_tx_done_in + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtwiz_userclk_rx_active_in + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtwiz_userclk_tx_active_in + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + loopback_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxpd_in + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxprbssel_in + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxrate_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txctrl0_in + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txctrl1_in + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txctrl2_in + + out + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdata_in + + out + + 1023 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdeemph_in + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdiffctrl_in + + out + + 39 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txprbssel_in + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txprecursor_in + + out + + 39 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txrate_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txmaincursor_in + + out + + 55 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txmargin_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txoutclksel_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txpd_in + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txpostcursor_in + + out + + 39 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cpllfreqlock_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cpllpd_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cpllreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + dmonfiforeset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + dmonitorclk_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + eyescanreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtrefclk0_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtrxreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txpisopd_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gttxreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcieeqrxeqadaptdone_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcierstidle_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pciersttxsyncstart_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcieuserratedone_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + resetovrd_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rx8b10ben_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxbufreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxcdrfreqreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxcdrhold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxcdrreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxcommadeten_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfeagchold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfecfokhold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfekhhold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfelfhold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfelpmreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap10hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap11hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap12hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap13hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap14hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap15hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap2hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap3hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap4hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap5hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap6hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap7hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap8hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap9hold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfeuthold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfevphold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmen_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmgchold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmhfhold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmlfhold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmoshold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxmcommaalignen_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxoshold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxpcommaalignen_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxpcsreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxpmareset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxpolarity_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxprbscntreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxprogdivreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxslide_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxtermination_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxuserrdy_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxusrclk2_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxusrclk_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + tx8b10ben_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdetectrx_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlybypass_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlyen_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlyhold_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlyovrden_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlysreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlyupdown_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txelecidle_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txpcsreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphalign_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphalignen_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphdlypd_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphdlyreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphdlytstclk_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphinit_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphovrden_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxratemode_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txpmareset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txprbsforceerr_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txprogdivreset_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txswing_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txsyncallin_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txsyncin_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txsyncmode_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txuserrdy_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txusrclk2_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txusrclk_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxclkcorcnt_out + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtcemask_out + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtrstmask_out + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxbufstatus_out + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxstatus_out + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxctrl2_out + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxctrl3_out + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtdiv_out + + in + + 71 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + dmonitorout_out + + in + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxctrl0_out + + in + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxctrl1_out + + in + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxdata_out + + in + + 1023 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtreset_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtce_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cplllock_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gtpowergood_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcierategen3_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcierateidle_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pciesynctxsyncdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcieusergen3rdy_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcieuserphystatusrst_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcieuserratestart_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + phystatus_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxbyteisaligned_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxbyterealign_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxcdrlock_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxcommadet_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxphaligndone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxpmaresetdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxdlysresetdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxelecidle_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxoutclk_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxoutclkfabric_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxoutclkpcs_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxprbserr_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxprbslocked_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxratedone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxrecclkout_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxresetdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxsyncdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txdlysresetdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxvalid_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txoutclk_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txoutclkfabric_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txoutclkpcs_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txphaligndone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txphinitdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txpmaresetdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txprgdivresetdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txresetdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txsyncdone_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txsyncout_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drpaddr_in + + out + + 79 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drpen_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drpdi_in + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drpwe_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drprst_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drpdo_out + + in + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drprdy_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drpclk_in + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_bufg_gt_ce + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_bufg_gt_reset + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_rst_idle + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_txoutclk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_bufgtcemask + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_gt_bufgtrstmask + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_bufgtdiv + + out + + 8 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_pclk2_gt + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_int_clock + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_pclk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_phy_pclk2 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_phy_coreclk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_phy_userclk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_phy_mcapclk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cap_req + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cap_gnt + + in + + + std_logic + xilinx_elaboratesubcores + + + + 1 + + + + + + false + + + + + + cap_rel + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + mcap_design_switch + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + free_run_clock + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + phy_rdy_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + + PL_LINK_CAP_MAX_LINK_SPEED + Pl Link Cap Max Link Speed + 4 + + + PL_LINK_CAP_MAX_LINK_WIDTH + Pl Link Cap Max Link Width + 8 + + + CRM_USER_CLK_FREQ + User Clk Freq + 2 + + + CRM_CORE_CLK_FREQ_500 + Core Clk Freq + TRUE + + + PLL_TYPE + PLL Type + 2 + + + PF0_LINK_CAP_ASPM_SUPPORT + ASPM Support + 0 + + + AXI4_DATA_WIDTH + C Data Width + 256 + + + PHY_REFCLK_FREQ + Ref Clk Freq + 0 + + + AXI4_TKEEP_WIDTH + Keep Width + 8 + + + AXI4_RQ_TUSER_WIDTH + RQ User Width + 62 + + + AXI4_CQ_TUSER_WIDTH + CQ User Width + 88 + + + AXI4_RC_TUSER_WIDTH + RC User Width + 75 + + + AXI4_CC_TUSER_WIDTH + CC User Width + 33 + + + ARI_CAP_ENABLE + Ari Cap Enable + FALSE + + + PF0_ARI_CAP_NEXT_FUNC + Pf0 ARI Cap Next Func + 0x00 + + + PF1_ARI_CAP_NEXT_FUNC + Pf1 ARI Cap Next Func + 0x00 + + + PF2_ARI_CAP_NEXT_FUNC + Pf2 ARI Cap Next Func + 0x00 + + + PF3_ARI_CAP_NEXT_FUNC + Pf3 ARI Cap Next Func + 0x00 + + + AXISTEN_IF_CC_ALIGNMENT_MODE + Axisten If Cc Alignment Mode + 0x1 + + + AXISTEN_IF_CQ_ALIGNMENT_MODE + Axisten If Cq Alignment Mode + 0x1 + + + AXISTEN_IF_RC_ALIGNMENT_MODE + Axisten If Rc Alignment Mode + 0x0 + + + AXISTEN_IF_RQ_ALIGNMENT_MODE + Axisten If Rq Alignment Mode + 0x0 + + + AXISTEN_IF_EXT_512_CQ_STRADDLE + Axisten If CQ Straddle + FALSE + + + AXISTEN_IF_EXT_512_CC_STRADDLE + Axisten If CC Straddle + FALSE + + + AXISTEN_IF_EXT_512_RQ_STRADDLE + Axisten If RQ Straddle + FALSE + + + AXISTEN_IF_EXT_512_RC_STRADDLE + Axisten If RC Straddle + FALSE + + + AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE + Axisten If 512 4TLP/2TLP Rc Straddle + FALSE + + + AXISTEN_IF_RC_STRADDLE + Axisten If Rc Straddle + TRUE + + + PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE + Pf0 Aer Cap Ecrc Gen and Check Capable + FALSE + + + PF0_AER_CAP_NEXTPTR + Pf0 Aer Cap Nextptr + 0x1C0 + + + PF0_ARI_CAP_NEXTPTR + Pf0 Ari Cap Nextptr + 0x1C0 + + + PF0_BAR0_APERTURE_SIZE + Pf0 Bar0 Aperture Size + 0x009 + + + PF0_BAR0_CONTROL + Pf0 Bar0 Control + 0x4 + + + PF0_BAR1_APERTURE_SIZE + Pf0 Bar1 Aperture Size + 0x000 + + + PF0_BAR1_CONTROL + Pf0 Bar1 Control + 0x0 + + + PF0_BAR2_APERTURE_SIZE + Pf0 Bar2 Aperture Size + 0x000 + + + PF0_BAR2_CONTROL + Pf0 Bar2 Control + 0x0 + + + PF0_BAR3_APERTURE_SIZE + Pf0 Bar3 Aperture Size + 0x000 + + + PF0_BAR3_CONTROL + Pf0 Bar3 Control + 0x0 + + + PF0_BAR4_APERTURE_SIZE + Pf0 Bar4 Aperture Size + 0x000 + + + PF0_BAR4_CONTROL + Pf0 Bar4 Control + 0x0 + + + PF0_BAR5_APERTURE_SIZE + Pf0 Bar5 Aperture Size + 0x000 + + + PF0_BAR5_CONTROL + Pf0 Bar5 Control + 0x0 + + + PF0_CAPABILITY_POINTER + Pf0 Capability Pointer + 0x40 + + + PF0_CLASS_CODE + Pf0 Class Code + 0x070001 + + + PF0_VENDOR_ID + Pf0 Vendor Id + 0x10EE + + + PF0_DEVICE_ID + Pf0 Device Id + 0x9038 + + + PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT + Pf0 Dev Cap2 128b Cas Atomic Completer Support + FALSE + + + PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT + Pf0 Dev Cap2 32b Atomic Completer Support + FALSE + + + PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT + Pf0 Dev Cap2 64b Atomic Completer Support + FALSE + + + PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT + Pf0 Dev Cap2 Tph Completer Support + FALSE + + + PF0_DEV_CAP_EXT_TAG_SUPPORTED + Pf0 Dev Cap Ext Tag Supported + TRUE + + + PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE + Pf0 Dev Cap Function Level Reset Capable + FALSE + + + PF0_DEV_CAP_MAX_PAYLOAD_SIZE + Pf0 Dev Cap Max Payload Size + 0x3 + + + DSN_CAP_ENABLE + Dsn Cap Enable + FALSE + + + PF0_VC_CAP_ENABLE + Vc Cap Enable + FALSE + + + PF0_DSN_CAP_NEXTPTR + Pf0 Dsn Cap Nextptr + 0x1C0 + + + PF0_EXPANSION_ROM_APERTURE_SIZE + Pf0 Expansion Rom Aperture Size + 0x000 + + + PF0_EXPANSION_ROM_ENABLE + Pf0 Expansion Rom Enable + FALSE + + + PF0_INTERRUPT_PIN + Pf0 Interrupt Pin + 0x1 + + + PF0_LINK_STATUS_SLOT_CLOCK_CONFIG + Pf0 Link Status Slot Clock Config + TRUE + + + PF0_MSIX_CAP_NEXTPTR + Pf0 Msix Cap Nextptr + 0x70 + + + PF0_MSIX_CAP_PBA_BIR + Pf0 Msix Cap Pba Bir + 0 + + + PF0_MSIX_CAP_PBA_OFFSET + Pf0 Msix Cap Pba Offset + 0x00000000 + + + PF0_MSIX_CAP_TABLE_BIR + Pf0 Msix Cap Table Bir + 0 + + + PF0_MSIX_CAP_TABLE_OFFSET + Pf0 Msix Cap Table Offset + 0x00000000 + + + PF0_MSIX_CAP_TABLE_SIZE + Pf0 Msix Cap Table Size + 0x000 + + + PF0_MSI_CAP_MULTIMSGCAP + Pf0 Msi Cap Multimsgcap + 0 + + + PF0_MSI_CAP_NEXTPTR + Pf0 Msi Cap Nextptr + 0x70 + + + PF0_PM_CAP_NEXTPTR + Pf0 Pm Cap Nextptr + 0x48 + + + PF0_PM_CAP_PMESUPPORT_D0 + Pf0 Pm Cap Pmesupport D0 + FALSE + + + PF0_PM_CAP_PMESUPPORT_D1 + Pf0 Pm Cap Pmesupport D1 + FALSE + + + PF0_PM_CAP_PMESUPPORT_D3HOT + Pf0 Pm Cap Pmesupport D3hot + FALSE + + + PF0_PM_CAP_SUPP_D1_STATE + Pf0 Pm Cap Supp D1 State + FALSE + + + PF0_REVISION_ID + Pf0 Revision Id + 0x00 + + + PF0_SRIOV_BAR0_APERTURE_SIZE + Pf0 Sriov Bar0 Aperture Size + 0x00 + + + PF0_SRIOV_BAR0_CONTROL + Pf0 Sriov Bar0 Control + 0x0 + + + PF0_SRIOV_BAR1_APERTURE_SIZE + Pf0 Sriov Bar1 Aperture Size + 0x00 + + + PF0_SRIOV_BAR1_CONTROL + Pf0 Sriov Bar1 Control + 0x0 + + + PF0_SRIOV_BAR2_APERTURE_SIZE + Pf0 Sriov Bar2 Aperture Size + 0x00 + + + PF0_SRIOV_BAR2_CONTROL + Pf0 Sriov Bar2 Control + 0x0 + + + PF0_SRIOV_BAR3_APERTURE_SIZE + Pf0 Sriov Bar3 Aperture Size + 0x00 + + + PF0_SRIOV_BAR3_CONTROL + Pf0 Sriov Bar3 Control + 0x0 + + + PF0_SRIOV_BAR4_APERTURE_SIZE + Pf0 Sriov Bar4 Aperture Size + 0x00 + + + PF0_SRIOV_BAR4_CONTROL + Pf0 Sriov Bar4 Control + 0x0 + + + PF0_SRIOV_BAR5_APERTURE_SIZE + Pf0 Sriov Bar5 Aperture Size + 0x00 + + + PF0_SRIOV_BAR5_CONTROL + Pf0 Sriov Bar5 Control + 0x0 + + + PF0_SRIOV_CAP_INITIAL_VF + Pf0 Sriov Cap Initial Vf + 0x0000 + + + PF0_SRIOV_CAP_NEXTPTR + Pf0 Sriov Cap Nextptr + 0x000 + + + PF0_SRIOV_CAP_TOTAL_VF + Pf0 Sriov Cap Total Vf + 0x0000 + + + PF0_SRIOV_CAP_VER + Pf0 Sriov Cap Ver + 0x1 + + + PF0_SRIOV_FIRST_VF_OFFSET + Pf0 Sriov First Vf Offset + 0x0000 + + + PF0_SRIOV_FUNC_DEP_LINK + Pf0 Sriov Func Dep Link + 0x0000 + + + PF0_SRIOV_SUPPORTED_PAGE_SIZE + Pf0 Sriov Supported Page Size + 0x00000553 + + + PF0_SRIOV_VF_DEVICE_ID + Pf0 Sriov Vf Device Id + 0x0000 + + + PF0_SUBSYSTEM_VENDOR_ID + Pf0 Subsystem Vendor Id + 0x10EE + + + PF0_SUBSYSTEM_ID + Pf0 Subsystem Id + 0x0007 + + + PF0_TPHR_CAP_ENABLE + Pf0 Tphr Cap Enable + FALSE + + + PF0_TPHR_CAP_NEXTPTR + Pf0 Tphr Cap Nextptr + 0x000 + + + PF0_TPHR_CAP_ST_MODE_SEL + Pf0 Tphr Cap St Mode Sel + 0x0 + + + PF0_TPHR_CAP_ST_TABLE_LOC + Pf0 Tphr Cap St Table Loc + 0x0 + + + PF0_TPHR_CAP_ST_TABLE_SIZE + Pf0 Tphr Cap St Table Size + 0x000 + + + PF0_TPHR_CAP_VER + Pf0 Tphr Cap Ver + 0x1 + + + PF1_TPHR_CAP_ST_MODE_SEL + Pf1 Tphr Cap St Mode Sel + 0x0 + + + PF2_TPHR_CAP_ST_MODE_SEL + Pf2 Tphr Cap St Mode Sel + 0x0 + + + PF3_TPHR_CAP_ST_MODE_SEL + Pf3 Tphr Cap St Mode Sel + 0x0 + + + PF0_TPHR_CAP_DEV_SPECIFIC_MODE + Pf0 Tphr Cap Dev Specific Mode + TRUE + + + PF0_TPHR_CAP_INT_VEC_MODE + Pf0 Tphr Cap Int Vec Mode + FALSE + + + PF0_SECONDARY_PCIE_CAP_NEXTPTR + Secondary Pcie Extended Capability Nextptr + 0x000 + + + MCAP_CAP_NEXTPTR + MCAP Cap Nextptr + 0x000 + + + PF0_VC_CAP_NEXTPTR + Pf0 Vc Cap Nextptr + 0x000 + + + SPARE_WORD1 + Secondary Pcie Extended Capability Nextptr + 0x00000000 + + + PF1_AER_CAP_NEXTPTR + Pf1 Aer Cap Nextptr + 0x000 + + + PF1_ARI_CAP_NEXTPTR + Pf1 Ari Cap Nextptr + 0x000 + + + PF1_BAR0_APERTURE_SIZE + Pf1 Bar0 Aperture Size + 0x009 + + + PF1_BAR0_CONTROL + Pf1 Bar0 Control + 0x4 + + + PF1_BAR1_APERTURE_SIZE + Pf1 Bar1 Aperture Size + 0x000 + + + PF1_BAR1_CONTROL + Pf1 Bar1 Control + 0x0 + + + PF1_BAR2_APERTURE_SIZE + Pf1 Bar2 Aperture Size + 0x000 + + + PF1_BAR2_CONTROL + Pf1 Bar2 Control + 0x0 + + + PF1_BAR3_APERTURE_SIZE + Pf1 Bar3 Aperture Size + 0x000 + + + PF1_BAR3_CONTROL + Pf1 Bar3 Control + 0x0 + + + PF1_BAR4_APERTURE_SIZE + Pf1 Bar4 Aperture Size + 0x000 + + + PF1_BAR4_CONTROL + Pf1 Bar4 Control + 0x0 + + + PF1_BAR5_APERTURE_SIZE + Pf1 Bar5 Aperture Size + 0x000 + + + PF1_BAR5_CONTROL + Pf1 Bar5 Control + 0x0 + + + PF1_CAPABILITY_POINTER + Pf1 Capability Pointer + 0x40 + + + PF1_CLASS_CODE + Pf1 Class Code + 0x058000 + + + PF1_DEVICE_ID + Pf1 Device Id + 0x9011 + + + PF1_DEV_CAP_MAX_PAYLOAD_SIZE + Pf1 Dev Cap Max Payload Size + 0x3 + + + PF1_DSN_CAP_NEXTPTR + Pf1 Dsn Cap Nextptr + 0x000 + + + PF1_EXPANSION_ROM_APERTURE_SIZE + Pf1 Expansion Rom Aperture Size + 0x000 + + + PF1_EXPANSION_ROM_ENABLE + Pf1 Expansion Rom Enable + FALSE + + + PF1_INTERRUPT_PIN + Pf1 Interrupt Pin + 0x0 + + + PF1_MSIX_CAP_NEXTPTR + Pf1 Msix Cap Nextptr + 0x70 + + + PF1_MSIX_CAP_PBA_BIR + Pf1 Msix Cap Pba Bir + 0 + + + PF1_MSIX_CAP_PBA_OFFSET + Pf1 Msix Cap Pba Offset + 0x00000000 + + + PF1_MSIX_CAP_TABLE_BIR + Pf1 Msix Cap Table Bir + 0 + + + PF1_MSIX_CAP_TABLE_OFFSET + Pf1 Msix Cap Table Offset + 0x00000000 + + + PF1_MSIX_CAP_TABLE_SIZE + Pf1 Msix Cap Table Size + 0x000 + + + PF1_MSI_CAP_MULTIMSGCAP + Pf1 Msi Cap Multimsgcap + 0 + + + PF1_MSI_CAP_NEXTPTR + Pf1 Msi Cap Nextptr + 0x70 + + + PF1_PM_CAP_NEXTPTR + Pf1 Pm Cap Nextptr + 0x70 + + + PF1_REVISION_ID + Pf1 Revision Id + 0x00 + + + PF1_SRIOV_BAR0_APERTURE_SIZE + Pf1 Sriov Bar0 Aperture Size + 0x00 + + + PF1_SRIOV_BAR0_CONTROL + Pf1 Sriov Bar0 Control + 0x0 + + + PF1_SRIOV_BAR1_APERTURE_SIZE + Pf1 Sriov Bar1 Aperture Size + 0x00 + + + PF1_SRIOV_BAR1_CONTROL + Pf1 Sriov Bar1 Control + 0x0 + + + PF1_SRIOV_BAR2_APERTURE_SIZE + Pf1 Sriov Bar2 Aperture Size + 0x00 + + + PF1_SRIOV_BAR2_CONTROL + Pf1 Sriov Bar2 Control + 0x0 + + + PF1_SRIOV_BAR3_APERTURE_SIZE + Pf1 Sriov Bar3 Aperture Size + 0x00 + + + PF1_SRIOV_BAR3_CONTROL + Pf1 Sriov Bar3 Control + 0x0 + + + PF1_SRIOV_BAR4_APERTURE_SIZE + Pf1 Sriov Bar4 Aperture Size + 0x00 + + + PF1_SRIOV_BAR4_CONTROL + Pf1 Sriov Bar4 Control + 0x0 + + + PF1_SRIOV_BAR5_APERTURE_SIZE + Pf1 Sriov Bar5 Aperture Size + 0x00 + + + PF1_SRIOV_BAR5_CONTROL + Pf1 Sriov Bar5 Control + 0x0 + + + PF1_SRIOV_CAP_INITIAL_VF + Pf1 Sriov Cap Initial Vf + 0x0000 + + + PF1_SRIOV_CAP_NEXTPTR + Pf1 Sriov Cap Nextptr + 0x000 + + + PF1_SRIOV_CAP_TOTAL_VF + Pf1 Sriov Cap Total Vf + 0x0000 + + + PF1_SRIOV_CAP_VER + Pf1 Sriov Cap Ver + 0x1 + + + PF1_SRIOV_FIRST_VF_OFFSET + Pf1 Sriov First Vf Offset + 0x0000 + + + PF1_SRIOV_FUNC_DEP_LINK + Pf1 Sriov Func Dep Link + 0x0001 + + + PF1_SRIOV_SUPPORTED_PAGE_SIZE + Pf1 Sriov Supported Page Size + 0x00000553 + + + PF1_SRIOV_VF_DEVICE_ID + Pf1 Sriov Vf Device Id + 0x0000 + + + PF1_SUBSYSTEM_ID + Pf1 Subsystem Id + 0x0007 + + + PF1_TPHR_CAP_NEXTPTR + Pf1 Tphr Cap Nextptr + 0x000 + + + PF2_AER_CAP_NEXTPTR + Pf2 Aer Cap Nextptr + 0x000 + + + PF2_ARI_CAP_NEXTPTR + Pf2 Ari Cap Nextptr + 0x000 + + + PF2_BAR0_APERTURE_SIZE + Pf2 Bar0 Aperture Size + 0x009 + + + PF2_BAR0_CONTROL + Pf2 Bar0 Control + 0x4 + + + PF2_BAR1_APERTURE_SIZE + Pf2 Bar1 Aperture Size + 0x000 + + + PF2_BAR1_CONTROL + Pf2 Bar1 Control + 0x0 + + + PF2_BAR2_APERTURE_SIZE + Pf2 Bar2 Aperture Size + 0x000 + + + PF2_BAR2_CONTROL + Pf2 Bar2 Control + 0x0 + + + PF2_BAR3_APERTURE_SIZE + Pf2 Bar3 Aperture Size + 0x000 + + + PF2_BAR3_CONTROL + Pf2 Bar3 Control + 0x0 + + + PF2_BAR4_APERTURE_SIZE + Pf2 Bar4 Aperture Size + 0x000 + + + PF2_BAR4_CONTROL + Pf2 Bar4 Control + 0x0 + + + PF2_BAR5_APERTURE_SIZE + Pf2 Bar5 Aperture Size + 0x000 + + + PF2_BAR5_CONTROL + Pf2 Bar5 Control + 0x0 + + + PF2_CAPABILITY_POINTER + Pf2 Capability Pointer + 0x40 + + + PF2_CLASS_CODE + Pf2 Class Code + 0x058000 + + + PF2_DEVICE_ID + Pf2 Device Id + 0x9038 + + + PF2_DEV_CAP_MAX_PAYLOAD_SIZE + Pf2 Dev Cap Max Payload Size + 0x3 + + + PF2_DSN_CAP_NEXTPTR + Pf2 Dsn Cap Nextptr + 0x000 + + + PF2_EXPANSION_ROM_APERTURE_SIZE + Pf2 Expansion Rom Aperture Size + 0x000 + + + PF2_EXPANSION_ROM_ENABLE + Pf2 Expansion Rom Enable + FALSE + + + PF2_INTERRUPT_PIN + Pf2 Interrupt Pin + 0x0 + + + PF2_MSIX_CAP_NEXTPTR + Pf2 Msix Cap Nextptr + 0x70 + + + PF2_MSIX_CAP_PBA_BIR + Pf2 Msix Cap Pba Bir + 0 + + + PF2_MSIX_CAP_PBA_OFFSET + Pf2 Msix Cap Pba Offset + 0x00000000 + + + PF2_MSIX_CAP_TABLE_BIR + Pf2 Msix Cap Table Bir + 0 + + + PF2_MSIX_CAP_TABLE_OFFSET + Pf2 Msix Cap Table Offset + 0x00000000 + + + PF2_MSIX_CAP_TABLE_SIZE + Pf2 Msix Cap Table Size + 0x000 + + + PF2_MSI_CAP_MULTIMSGCAP + Pf2 Msi Cap Multimsgcap + 0 + + + PF2_MSI_CAP_NEXTPTR + Pf2 Msi Cap Nextptr + 0x70 + + + PF2_PM_CAP_NEXTPTR + Pf2 Pm Cap Nextptr + 0x70 + + + PF2_REVISION_ID + Pf2 Revision Id + 0x00 + + + PF2_SRIOV_BAR0_APERTURE_SIZE + Pf2 Sriov Bar0 Aperture Size + 0x00 + + + PF2_SRIOV_BAR0_CONTROL + Pf2 Sriov Bar0 Control + 0x0 + + + PF2_SRIOV_BAR1_APERTURE_SIZE + Pf2 Sriov Bar1 Aperture Size + 0x00 + + + PF2_SRIOV_BAR1_CONTROL + Pf2 Sriov Bar1 Control + 0x0 + + + PF2_SRIOV_BAR2_APERTURE_SIZE + Pf2 Sriov Bar2 Aperture Size + 0x00 + + + PF2_SRIOV_BAR2_CONTROL + Pf2 Sriov Bar2 Control + 0x0 + + + PF2_SRIOV_BAR3_APERTURE_SIZE + Pf2 Sriov Bar3 Aperture Size + 0x00 + + + PF2_SRIOV_BAR3_CONTROL + Pf2 Sriov Bar3 Control + 0x0 + + + PF2_SRIOV_BAR4_APERTURE_SIZE + Pf2 Sriov Bar4 Aperture Size + 0x00 + + + PF2_SRIOV_BAR4_CONTROL + Pf2 Sriov Bar4 Control + 0x0 + + + PF2_SRIOV_BAR5_APERTURE_SIZE + Pf2 Sriov Bar5 Aperture Size + 0x00 + + + PF2_SRIOV_BAR5_CONTROL + Pf2 Sriov Bar5 Control + 0x0 + + + PF2_SRIOV_CAP_INITIAL_VF + Pf2 Sriov Cap Initial Vf + 0x0000 + + + PF2_SRIOV_CAP_NEXTPTR + Pf2 Sriov Cap Nextptr + 0x000 + + + PF2_SRIOV_CAP_TOTAL_VF + Pf2 Sriov Cap Total Vf + 0x0000 + + + PF2_SRIOV_CAP_VER + Pf2 Sriov Cap Ver + 0x1 + + + PF2_SRIOV_FIRST_VF_OFFSET + Pf2 Sriov First Vf Offset + 0x0000 + + + PF2_SRIOV_FUNC_DEP_LINK + Pf2 Sriov Func Dep Link + 0x0002 + + + PF2_SRIOV_SUPPORTED_PAGE_SIZE + Pf2 Sriov Supported Page Size + 0x00000553 + + + PF2_SRIOV_VF_DEVICE_ID + Pf2 Sriov Vf Device Id + 0x0000 + + + PF2_SUBSYSTEM_ID + Pf2 Subsystem Id + 0x0007 + + + PF2_TPHR_CAP_NEXTPTR + Pf2 Tphr Cap Nextptr + 0x000 + + + PF3_AER_CAP_NEXTPTR + Pf3 Aer Cap Nextptr + 0x000 + + + PF3_ARI_CAP_NEXTPTR + Pf3 Ari Cap Nextptr + 0x000 + + + PF3_BAR0_APERTURE_SIZE + Pf3 Bar0 Aperture Size + 0x009 + + + PF3_BAR0_CONTROL + Pf3 Bar0 Control + 0x4 + + + PF3_BAR1_APERTURE_SIZE + Pf3 Bar1 Aperture Size + 0x000 + + + PF3_BAR1_CONTROL + Pf3 Bar1 Control + 0x0 + + + PF3_BAR2_APERTURE_SIZE + Pf3 Bar2 Aperture Size + 0x000 + + + PF3_BAR2_CONTROL + Pf3 Bar2 Control + 0x0 + + + PF3_BAR3_APERTURE_SIZE + Pf3 Bar3 Aperture Size + 0x000 + + + PF3_BAR3_CONTROL + Pf3 Bar3 Control + 0x0 + + + PF3_BAR4_APERTURE_SIZE + Pf3 Bar4 Aperture Size + 0x000 + + + PF3_BAR4_CONTROL + Pf3 Bar4 Control + 0x0 + + + PF3_BAR5_APERTURE_SIZE + Pf3 Bar5 Aperture Size + 0x000 + + + PF3_BAR5_CONTROL + Pf3 Bar5 Control + 0x0 + + + PF3_CAPABILITY_POINTER + Pf3 Capability Pointer + 0x40 + + + PF3_CLASS_CODE + Pf3 Class Code + 0x058000 + + + PF3_DEVICE_ID + Pf3 Device Id + 0x9038 + + + PF3_DEV_CAP_MAX_PAYLOAD_SIZE + Pf3 Dev Cap Max Payload Size + 0x3 + + + PF3_DSN_CAP_NEXTPTR + Pf3 Dsn Cap Nextptr + 0x000 + + + PF3_EXPANSION_ROM_APERTURE_SIZE + Pf3 Expansion Rom Aperture Size + 0x000 + + + PF3_EXPANSION_ROM_ENABLE + Pf3 Expansion Rom Enable + FALSE + + + PF3_INTERRUPT_PIN + Pf3 Interrupt Pin + 0x0 + + + PF3_MSIX_CAP_NEXTPTR + Pf3 Msix Cap Nextptr + 0x70 + + + PF3_MSIX_CAP_PBA_BIR + Pf3 Msix Cap Pba Bir + 0 + + + PF3_MSIX_CAP_PBA_OFFSET + Pf3 Msix Cap Pba Offset + 0x00000000 + + + PF3_MSIX_CAP_TABLE_BIR + Pf3 Msix Cap Table Bir + 0 + + + PF3_MSIX_CAP_TABLE_OFFSET + Pf3 Msix Cap Table Offset + 0x00000000 + + + PF3_MSIX_CAP_TABLE_SIZE + Pf3 Msix Cap Table Size + 0x000 + + + PF3_MSI_CAP_MULTIMSGCAP + Pf3 Msi Cap Multimsgcap + 0 + + + PF3_MSI_CAP_NEXTPTR + Pf3 Msi Cap Nextptr + 0x70 + + + PF3_PM_CAP_NEXTPTR + Pf3 Pm Cap Nextptr + 0x70 + + + PF3_REVISION_ID + Pf3 Revision Id + 0x00 + + + PF3_SRIOV_BAR0_APERTURE_SIZE + Pf3 Sriov Bar0 Aperture Size + 0x00 + + + PF3_SRIOV_BAR0_CONTROL + Pf3 Sriov Bar0 Control + 0x0 + + + PF3_SRIOV_BAR1_APERTURE_SIZE + Pf3 Sriov Bar1 Aperture Size + 0x00 + + + PF3_SRIOV_BAR1_CONTROL + Pf3 Sriov Bar1 Control + 0x0 + + + PF3_SRIOV_BAR2_APERTURE_SIZE + Pf3 Sriov Bar2 Aperture Size + 0x00 + + + PF3_SRIOV_BAR2_CONTROL + Pf3 Sriov Bar2 Control + 0x0 + + + PF3_SRIOV_BAR3_APERTURE_SIZE + Pf3 Sriov Bar3 Aperture Size + 0x00 + + + PF3_SRIOV_BAR3_CONTROL + Pf3 Sriov Bar3 Control + 0x0 + + + PF3_SRIOV_BAR4_APERTURE_SIZE + Pf3 Sriov Bar4 Aperture Size + 0x00 + + + PF3_SRIOV_BAR4_CONTROL + Pf3 Sriov Bar4 Control + 0x0 + + + PF3_SRIOV_BAR5_APERTURE_SIZE + Pf3 Sriov Bar5 Aperture Size + 0x00 + + + PF3_SRIOV_BAR5_CONTROL + Pf3 Sriov Bar5 Control + 0x0 + + + PF3_SRIOV_CAP_INITIAL_VF + Pf3 Sriov Cap Initial Vf + 0x0000 + + + PF3_SRIOV_CAP_NEXTPTR + Pf3 Sriov Cap Nextptr + 0x000 + + + PF3_SRIOV_CAP_TOTAL_VF + Pf3 Sriov Cap Total Vf + 0x0000 + + + PF3_SRIOV_CAP_VER + Pf3 Sriov Cap Ver + 0x1 + + + PF3_SRIOV_FIRST_VF_OFFSET + Pf3 Sriov First Vf Offset + 0x0000 + + + PF3_SRIOV_FUNC_DEP_LINK + Pf3 Sriov Func Dep Link + 0x0003 + + + PF3_SRIOV_SUPPORTED_PAGE_SIZE + Pf3 Sriov Supported Page Size + 0x00000553 + + + PF3_SRIOV_VF_DEVICE_ID + Pf3 Sriov Vf Device Id + 0x0000 + + + PF3_SUBSYSTEM_ID + Pf3 Subsystem Id + 0x0007 + + + PF3_TPHR_CAP_NEXTPTR + Pf3 Tphr Cap Nextptr + 0x000 + + + PL_UPSTREAM_FACING + Pl Upstream Facing + TRUE + + + PL_DISABLE_LANE_REVERSAL + Pl Disable Lane Reversal + TRUE + + + PF0_MSI_CAP_PERVECMASKCAP + en pf0 msi per vec masking + FALSE + + + PF1_MSI_CAP_PERVECMASKCAP + en pf1 msi per vec masking + FALSE + + + PF2_MSI_CAP_PERVECMASKCAP + en pf2 msi per vec masking + FALSE + + + PF3_MSI_CAP_PERVECMASKCAP + en pf3 msi per vec masking + FALSE + + + SRIOV_CAP_ENABLE + Sriov Cap Enable + 0x1 + + + TL_CREDITS_CD + Tl Credits Cd + 0x000 + + + TL_CREDITS_CH + Tl Credits Ch + 0x00 + + + TL_CREDITS_NPD + Tl Credits Npd + 0x004 + + + TL_CREDITS_NPH + Tl Credits Nph + 0x20 + + + TL_CREDITS_PD + Tl Credits Pd + 0x3E0 + + + TL_CREDITS_PH + Tl Credits Ph + 0x20 + + + EXTENDED_CFG_EXTEND_INTERFACE_ENABLE + Tl Extended Cfg Extend Interface Enable + FALSE + + + EXT_XVC_VSEC_ENABLE + Tl Enable to add the PCIe XVC-VSEC to the Examlpe Design + FALSE + + + LEGACY_CFG_EXTEND_INTERFACE_ENABLE + FALSE + + + ACS_EXT_CAP_ENABLE + FALSE + + + ACS_CAP_NEXTPTR + 0x000 + + + TL_LEGACY_MODE_ENABLE + Tl Legacy Mode Enable + FALSE + + + TL_PF_ENABLE_REG + 0 + + + VF0_CAPABILITY_POINTER + Vf0 Capability Pointer + 0x70 + + + TL_COMPLETION_RAM_SIZE + Completion Space + 0x2 + + + gen_x0y0_xdc + Generate X0Y0 XDC + 0 + + + gen_x0y1_xdc + Generate X0Y1 XDC + 0 + + + gen_x0y2_xdc + Generate X0Y2 XDC + 0 + + + gen_x0y3_xdc + Generate X0Y3 XDC + 0 + + + gen_x0y4_xdc + Generate X0Y4 XDC + 0 + + + gen_x0y5_xdc + Generate X0Y5 XDC + 0 + + + gen_x1y0_xdc + Generate X1Y0 XDC + 0 + + + gen_x1y1_xdc + Generate X1Y1 XDC + 0 + + + gen_x1y2_xdc + Generate X1Y2 XDC + 1 + + + gen_x1y3_xdc + Generate X1Y3 XDC + 0 + + + gen_x1y4_xdc + Generate X1Y4 XDC + 0 + + + gen_x1y5_xdc + Generate X1Y5 XDC + 0 + + + xlnx_ref_board + Xlnx Ref Board + 0 + + + pcie_blk_locn + Pcie Blk Locn + 8 + + + PIPE_SIM + FALSE + + + AXISTEN_IF_ENABLE_CLIENT_TAG + TRUE + + + PCIE_FAST_CONFIG + PCIE FAST CONFIG + NONE + + + EXT_STARTUP_PRIMITIVE + EXT STARTUP PRIMITIVE + FALSE + + + PL_INTERFACE + PL INTERFACE + FALSE + + + PCIE_CONFIGURATION + PCIE CONFIGURATION + FALSE + + + CFG_STATUS_IF + TRUE + + + TX_FC_IF + TRUE + + + CFG_EXT_IF + FALSE + + + CFG_FC_IF + TRUE + + + PER_FUNC_STATUS_IF + TRUE + + + CFG_MGMT_IF + TRUE + + + RCV_MSG_IF + TRUE + + + CFG_TX_MSG_IF + TRUE + + + CFG_CTL_IF + TRUE + + + CFG_PM_IF + TRUE + + + PCIE_ID_IF + FALSE + + + MSI_EN + TRUE + + + MSIX_EN + FALSE + + + PCIE4_DRP + FALSE + + + DIS_GT_WIZARD + FALSE + + + BMD_PIO_MODE + FALSE + + + SRIOV_EXD_MODE + FALSE + + + DBG_CHECKER + FALSE + + + ENABLE_IBERT + FALSE + + + GEN4_EIEOS_0S7 + TRUE + + + CTRL_SKIP_MASK + TRUE + + + ENABLE_JTAG_DBG + FALSE + + + TWO_PORT_SWITCH + FALSE + + + TWO_PORT_CONFIG + X8G3 + + + TRANSCEIVER_CTRL_STATUS_PORTS + FALSE + + + SHARED_LOGIC + 1 + + + GTWIZ_IN_CORE + 1 + + + GTCOM_IN_CORE + 2 + + + AXISTEN_IF_RX_PARITY_EN + FALSE + + + AXISTEN_IF_TX_PARITY_EN + FALSE + + + AXISTEN_IF_MSIX_RX_PARITY_EN + FALSE + + + LL_TX_TLP_PARITY_CHK + FALSE + + + LL_RX_TLP_PARITY_GEN + FALSE + + + TL2CFG_IF_PARITY_CHK + FALSE + + + AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE + FALSE + + + DEDICATE_PERST + FALSE + + + SYS_RESET_POLARITY + 0 + + + MCAP_ENABLEMENT + NONE + + + MCAP_FPGA_BITSTREAM_VERSION + MCAP Bitstream Version Register Value + 0x00000000 + + + EXT_CH_GT_DRP + FALSE + + + EN_GT_SELECTION + FALSE + + + SELECT_QUAD + GTY_Quad_227 + + + silicon_revision + Silicon Revision + Beta + + + DEV_PORT_TYPE + 0 + + + VFG0_MSIX_CAP_PBA_BIR + Pf0 Msix Cap Pba Bir + 0 + + + VFG0_MSIX_CAP_PBA_OFFSET + Pf0 Msix Cap Pba Offset + 0x00000000 + + + VFG0_MSIX_CAP_TABLE_BIR + Pf0 Msix Cap Table Bir + 0 + + + VFG0_MSIX_CAP_TABLE_OFFSET + Pf0 Msix Cap Table Offset + 0x00000000 + + + VFG0_MSIX_CAP_TABLE_SIZE + Pf0 Msix Cap Table Size + 0x000 + + + VFG1_MSIX_CAP_PBA_BIR + Pf0 Msix Cap Pba Bir + 0 + + + VFG1_MSIX_CAP_PBA_OFFSET + Pf0 Msix Cap Pba Offset + 0x00000000 + + + VFG1_MSIX_CAP_TABLE_BIR + Pf0 Msix Cap Table Bir + 0 + + + VFG1_MSIX_CAP_TABLE_OFFSET + Pf0 Msix Cap Table Offset + 0x00000000 + + + VFG1_MSIX_CAP_TABLE_SIZE + Pf0 Msix Cap Table Size + 0x000 + + + VFG2_MSIX_CAP_PBA_BIR + Pf0 Msix Cap Pba Bir + 0 + + + VFG2_MSIX_CAP_PBA_OFFSET + Pf0 Msix Cap Pba Offset + 0x00000000 + + + VFG2_MSIX_CAP_TABLE_BIR + Pf0 Msix Cap Table Bir + 0 + + + VFG2_MSIX_CAP_TABLE_OFFSET + Pf0 Msix Cap Table Offset + 0x00000000 + + + VFG2_MSIX_CAP_TABLE_SIZE + Pf0 Msix Cap Table Size + 0x000 + + + VFG3_MSIX_CAP_PBA_BIR + Pf0 Msix Cap Pba Bir + 0 + + + VFG3_MSIX_CAP_PBA_OFFSET + Pf0 Msix Cap Pba Offset + 0x00000000 + + + VFG3_MSIX_CAP_TABLE_BIR + Pf0 Msix Cap Table Bir + 0 + + + VFG3_MSIX_CAP_TABLE_OFFSET + Pf0 Msix Cap Table Offset + 0x00000000 + + + VFG3_MSIX_CAP_TABLE_SIZE + Pf0 Msix Cap Table Size + 0x000 + + + EN_PARITY + FALSE + + + INS_LOSS_PROFILE + ADD-IN_CARD + + + MSI_X_OPTIONS + None + + + COMPLETER_MODEL + FALSE + + + DBG_DESCRAMBLE_EN + FALSE + + + MSI_INT + MSI Ints + 32 + + + VU9P_BOARD + FALSE + + + PHY_LP_TXPRESET + 4 + + + IS_BOARD_PROJECT + Is Board Flow Enabled + 0 + + + GT_DRP_CLK_SRC + GT DRP Clk Source + 0 + + + FREE_RUN_FREQ + Free Run Freq + 1 + + + PM_ENABLE_L23_ENTRY + FALSE + + + AWS_MODE_VALUE + aws mode value + 0 + + + MULT_PF_DES + TRUE + + + EXT_SYS_CLK_BUFG + FALSE + + + AXISTEN_IF_ENABLE_MSG_ROUTE + 0x20000 + + + AXISTEN_IF_ENABLE_RX_MSG_INTFC + FALSE + + + ENABLE_MORE + FALSE + + + DISABLE_BRAM_PIPELINE + FALSE + + + DISABLE_EQ_SYNCHRONIZER + FALSE + + + ENABLE_AUTO_RXEQ + FALSE + + + + + + choice_list_002f5e3f + PCI_Express_Endpoint_device + Legacy_PCI_Express_Endpoint_device + Root_Port_of_PCI_Express_Root_Complex + + + choice_list_0cee66fe + 1 + 4 + 64 + + + choice_list_0f93492c + Chip-to-Chip + Add-in_Card + Backplane + + + choice_list_165ed04b + 64 + + + choice_list_1e9fb93b + X1 + X2 + X4 + X8 + X16 + + + choice_list_24b724fb + Basic + Advanced + + + choice_list_34d65ff4 + 128 + + + choice_list_35d06715 + 2 + + + choice_list_38306dd1 + SOFT + HARD + + + choice_list_3ca2cbc7 + BAR_0 + + + choice_list_3d9ff82c + 500 + 250 + + + choice_list_4a68658a + None + Tandem_PROM + Tandem_PCIe + Tandem_PCIe_with_Field_Updates + PR_over_PCIe + + + choice_list_504db607 + GTY_Quad_228 + GTY_Quad_227 + GTY_Quad_226 + GTY_Quad_225 + GTY_Quad_224 + + + choice_list_52d29139 + Bytes + Kilobytes + Megabytes + Gigabytes + + + choice_list_574f38f3 + 2.5_GT/s + 5.0_GT/s + 8.0_GT/s + + + choice_list_589df8e9 + RAM + Other_memory_controller + Flash + + + choice_list_5e2921cd + Kilobytes + + + choice_list_5e45706a + 1_vector + 2_vectors + 4_vectors + 8_vectors + 16_vectors + 32_vectors + + + choice_list_61bc5fcf + 0 + 4 + 7 + 8 + 12 + 16 + 20 + 24 + 28 + 32 + 36 + 40 + 44 + 48 + 52 + 56 + 60 + 64 + 68 + 72 + 76 + 80 + 84 + 88 + 92 + 96 + 100 + 104 + 108 + 112 + 116 + 120 + 124 + 128 + 132 + 136 + 140 + 144 + 148 + 152 + 156 + 160 + 164 + 168 + 172 + 176 + 180 + 184 + 188 + 192 + 196 + 200 + 204 + 208 + 212 + 216 + 220 + 224 + 228 + 232 + 236 + 240 + 244 + 248 + 252 + + + choice_list_6b979ebc + 250 + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_6eff49bd + ACTIVE_LOW + ACTIVE_HIGH + + + choice_list_75aee2a8 + X8G3 + X16G3 + + + choice_list_7a7dde49 + true + false + + + choice_list_7d45a81a + 128_bytes + 256_bytes + 512_bytes + 1024_bytes + + + choice_list_81a1639d + DWORD_Aligned + Address_Aligned + + + choice_list_88156f2e + QPLL1 + QPLL0 + + + choice_list_8b5e4915 + 4 + 5 + + + choice_list_914704bd + 100_MHz + 125_MHz + + + choice_list_97bc19ec + 256_bit + + + choice_list_993a8980 + Wireless_controller + Satellite_communication_controllers + Data_acquisition_and_signal_processing_controllers + Intelligent_I/O_controllers + Docking_stations + Device_was_built_before_Class_Code_definitions_were_finalized + Memory_controller + Simple_communication_controllers + Serial_bus_controllers + Encryption/Decryption_controllers + Display_controller + Multimedia_device + Input_devices + Mass_storage_controller + Processors + Device_does_not_fit_in_any_defined_classes + Bridge_device + Network_controller + Base_system_peripherals + + + choice_list_9aec9108 + Internal + External + + + choice_list_a8dbd818 + X0Y1 + X0Y3 + X1Y2 + X1Y4 + + + choice_list_aa031417 + 1 + 2 + 3 + 4 + + + choice_list_ac75ef1e + Custom + + + choice_list_bdd7203f + True + False + + + choice_list_bea500ca + None + MSI-X_External + MSI-X_Internal + MSI-X_AXI4-Stream + + + choice_list_c15e8c67 + 1 + 2 + 4 + 8 + 16 + 32 + 64 + 128 + 256 + 512 + + + choice_list_c3d223d9 + Memory + + + choice_list_ca005b72 + No_ASPM + L1_Supported + + + choice_list_cca95a59 + None + VCU1262 + VCU117 + VCU118 + KCU116 + ZCU117 + ZCU106 + XIL-ACCEL-RD-VU9P + XIL-ACCEL-RD-VU9P-HP + ADM-PCIE-KU3 + ADM-PCIE-8K5 + XIL_ACCEL_RD_KU115 + BITTWARE-XUPP3R-VU9P + VCU1525 + VCU1550 + + + choice_list_d123c74c + Bytes + Kilobytes + Megabytes + + + choice_list_d53faa96 + 100_MHz + 125_MHz + 250_MHz + + + choice_list_d85ad257 + 0 + + + choice_list_d992adf6 + Generic_XT_compatible_serial_controller + 16450_compatible_serial_controller + Parallel_port + IEEE_1284_controller + Multiport_serial_controller + 16650_compatible_serial_controller + IEEE_1284_target_device + Hayes_compatible_modem_with_16550_compatible_interface + ECP_1.X_compliant_parallel_port + 16850_compatible_serial_controller + Hayes_compatible_modem_with_16750_compatible_interface + Smart_Card + Bi_directional_parallel_port + Other_communications_device + GPIB(IEEE_488.1/2)_controller + 16550_compatible_serial_controller + Hayes_compatible_modem_with_16450_compatible_interface + 16750_compatible_serial_controller + Hayes_compatible_modem_with_16650_compatible_interface + Generic_modem + 16950_compatible_serial_controller + + + choice_list_e9cf6440 + Disabled + 32bit_Enabled + 64bit_Enabled + + + choice_list_ec64e624 + N/A + + + choice_list_f1174048 + NONE + INTA + INTB + INTC + INTD + + + choice_list_f149a468 + Extreme + Good + + + choice_list_fc3456a9 + Disabled + Enabled + + + choice_pairs_3c87fcdb + 1 + 0 + + + choice_pairs_53749dec + 1 + 0 + + + choice_pairs_6f00a734 + 0 + 1 + 2 + + + + + xilinx_elaboratesubcores_view_fileset + + ip_0/xdma_pcie4_ip_gt.xci + xci + + + ip_0/xdma_pcie4_ip_gt.xml + xml + + + + The Xilinx UltraScale+ PCI Express Integrated Block (1-lane, 2-lane, 4-lane, 8-lane and 16-lane) in conjunction with flexible Ultra series architectural features such as integrated GTs (Gigabit Transceivers) and BRAM (Block RAMs) are used to implement a PCI Express Base Specification v3.1 compliant PCI Express Endpoint. + + + device_port_type + Device Port Type + PCI_Express_Endpoint_device + + + xlnx_ref_board + Xlnx Ref Board + None + + + + true + + + + + + PL_LINK_CAP_MAX_LINK_SPEED + Pl Link Cap Max Link Speed + 8.0_GT/s + + + PL_LINK_CAP_MAX_LINK_WIDTH + Pl Link Cap Max Link Width + The Xilinx Ultrascale Series Gen3 Integrated Block for PCI Expressification v3.0 compliant PCI Express Endpoint. + X8 + + + REF_CLK_FREQ + Ref Clk Freq + 100_MHz + + + AXISTEN_IF_EXT_512_CQ_STRADDLE + Axisten If Rc Straddle + false + + + + false + + + + + + AXISTEN_IF_EXT_512_CC_STRADDLE + Axisten If Rc Straddle + false + + + AXISTEN_IF_EXT_512_RQ_STRADDLE + Axisten If Rc Straddle + false + + + + false + + + + + + AXISTEN_IF_EXT_512_RC_STRADDLE + Axisten If Rc Straddle + true + + + AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE + Axisten If 512 4TLP/2TLP Rc Straddle + false + + + + false + + + + + + AXISTEN_IF_RC_STRADDLE + Axisten If Rc Straddle + true + + + axisten_if_enable_client_tag + Enable Client Tag + true + + + PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE + Pf0 Aer Cap Ecrc Gen and Check Capable + false + + + type1_membase_memlimit_enable + Type1 Config MemBase and MemLimit + Enabled + + + type1_prefetchable_membase_memlimit + Type1 Config Prefetchable MemBase and MemLimit + 64bit_Enabled + + + PF0_CLASS_CODE + Pf0 Class Code + 070001 + + + + false + + + + + + PF0_DEVICE_ID + Pf0 Device Id + 9038 + + + PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT + Pf0 Dev Cap2 128b Cas Atomic Completer Support + false + + + PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT + Pf0 Dev Cap2 32b Atomic Completer Support + false + + + PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT + Pf0 Dev Cap2 64b Atomic Completer Support + false + + + PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT + Pf0 Dev Cap2 Tph Completer Support + false + + + PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE + Pf0 Dev Cap Function Level Reset Capable + false + + + PF0_INTERRUPT_PIN + Pf0 Interrupt Pin + INTA + + + PF0_LINK_STATUS_SLOT_CLOCK_CONFIG + Pf0 Link Status Slot Clock Config + true + + + PF0_MSIX_CAP_PBA_BIR + Pf0 Msix Cap Pba Bir + BAR_0 + + + + false + + + + + + PF0_MSIX_CAP_PBA_OFFSET + Pf0 Msix Cap Pba Offset + 00000000 + + + + false + + + + + + PF0_MSIX_CAP_TABLE_BIR + Pf0 Msix Cap Table Bir + BAR_0 + + + + false + + + + + + PF0_MSIX_CAP_TABLE_OFFSET + Pf0 Msix Cap Table Offset + 00000000 + + + + false + + + + + + PF0_MSIX_CAP_TABLE_SIZE + Pf0 Msix Cap Table Size + 000 + + + + false + + + + + + PF0_MSI_CAP_MULTIMSGCAP + Pf0 Msi Cap Multimsgcap + 1_vector + + + PF0_PM_CAP_PMESUPPORT_D1 + Pf0 Pm Cap Pmesupport D1 + false + + + PF0_PM_CAP_PMESUPPORT_D3HOT + Pf0 Pm Cap Pmesupport D3hot + false + + + PF0_PM_CAP_SUPP_D1_STATE + Pf0 Pm Cap Supp D1 State + false + + + PF0_REVISION_ID + Pf0 Revision Id + 00 + + + PF0_SRIOV_CAP_INITIAL_VF + Pf0 Sriov Cap Initial Vf + 0 + + + SRIOV_FIRST_VF_OFFSET + Pf0 Sriov First Vf Offset + 1 + + + PF0_SRIOV_FIRST_VF_OFFSET + Pf0 Sriov First Vf Offset + 0 + + + + false + + + + + + PF0_SRIOV_FUNC_DEP_LINK + Pf0 Sriov Func Dep Link + 0000 + + + PF0_SRIOV_SUPPORTED_PAGE_SIZE + Pf0 Sriov Supported Page Size + 00000553 + + + + false + + + + + + PF0_SRIOV_VF_DEVICE_ID + Pf0 Sriov Vf Device Id + 0000 + + + PF0_SUBSYSTEM_ID + Pf0 Subsystem Id + 0007 + + + PF1_CLASS_CODE + Pf1 Class Code + 058000 + + + PF1_DEVICE_ID + Pf1 Device Id + 9011 + + + PF1_INTERRUPT_PIN + Pf1 Interrupt Pin + NONE + + + PF1_MSIX_CAP_PBA_BIR + Pf1 Msix Cap Pba Bir + BAR_0 + + + + false + + + + + + PF1_MSIX_CAP_TABLE_BIR + Pf1 Msix Cap Table Bir + BAR_0 + + + + false + + + + + + PF1_MSIX_CAP_TABLE_SIZE + Pf1 Msix Cap Table Size + 000 + + + + false + + + + + + PF1_MSIX_CAP_TABLE_OFFSET + Pf1 Msix Cap Table Offset + 00000000 + + + + false + + + + + + PF1_MSIX_CAP_PBA_OFFSET + Pf1 Msix Cap Pba Offset + 00000000 + + + + false + + + + + + PF1_MSI_CAP_MULTIMSGCAP + Pf1 Msi Cap Multimsgcap + 1_vector + + + PF1_REVISION_ID + Pf1 Revision Id + 00 + + + PF1_SRIOV_CAP_INITIAL_VF + Pf1 Sriov Cap Initial Vf + 0 + + + PF1_SRIOV_CAP_VER + Pf1 Sriov Cap Ver + 1 + + + PF1_SRIOV_FIRST_VF_OFFSET + Pf1 Sriov First Vf Offset + 0 + + + + false + + + + + + PF1_SRIOV_FUNC_DEP_LINK + Pf1 Sriov Func Dep Link + 0001 + + + PF1_SRIOV_SUPPORTED_PAGE_SIZE + Pf1 Sriov Supported Page Size + 00000553 + + + + false + + + + + + PF1_SRIOV_VF_DEVICE_ID + Pf1 Sriov Vf Device Id + 0000 + + + PF1_SUBSYSTEM_ID + Pf1 Subsystem Id + 0007 + + + PF2_CLASS_CODE + Pf2 Class Code + 058000 + + + PF2_DEVICE_ID + Pf2 Device Id + 9038 + + + PF2_INTERRUPT_PIN + Pf2 Interrupt Pin + NONE + + + PF2_MSIX_CAP_PBA_BIR + Pf2 Msix Cap Pba Bir + BAR_0 + + + + false + + + + + + PF2_MSIX_CAP_TABLE_BIR + Pf2 Msix Cap Table Bir + BAR_0 + + + + false + + + + + + PF2_MSIX_CAP_TABLE_SIZE + Pf2 Msix Cap Table Size + 000 + + + + false + + + + + + PF2_MSIX_CAP_TABLE_OFFSET + Pf2 Msix Cap Table Offset + 00000000 + + + + false + + + + + + PF2_MSIX_CAP_PBA_OFFSET + Pf2 Msix Cap Pba Offset + 00000000 + + + + false + + + + + + PF2_MSI_CAP_MULTIMSGCAP + Pf2 Msi Cap Multimsgcap + 1_vector + + + PF2_REVISION_ID + Pf2 Revision Id + 00 + + + PF2_SRIOV_CAP_INITIAL_VF + Pf2 Sriov Cap Initial Vf + 0 + + + PF2_SRIOV_CAP_VER + Pf2 Sriov Cap Ver + 1 + + + PF2_SRIOV_FIRST_VF_OFFSET + Pf2 Sriov First Vf Offset + 0 + + + + false + + + + + + PF2_SRIOV_FUNC_DEP_LINK + Pf2 Sriov Func Dep Link + 0002 + + + PF2_SRIOV_SUPPORTED_PAGE_SIZE + Pf2 Sriov Supported Page Size + 00000553 + + + + false + + + + + + PF2_SRIOV_VF_DEVICE_ID + Pf2 Sriov Vf Device Id + 0000 + + + PF2_SUBSYSTEM_ID + Pf2 Subsystem Id + 0007 + + + PF3_CLASS_CODE + Pf3 Class Code + 058000 + + + PF3_DEVICE_ID + Pf3 Device Id + 9038 + + + PF3_INTERRUPT_PIN + Pf3 Interrupt Pin + NONE + + + PF3_MSIX_CAP_PBA_BIR + Pf3 Msix Cap Pba Bir + BAR_0 + + + + false + + + + + + PF3_MSIX_CAP_TABLE_BIR + Pf3 Msix Cap Table Bir + BAR_0 + + + + false + + + + + + PF3_MSIX_CAP_TABLE_SIZE + Pf3 Msix Cap Table Size + 000 + + + + false + + + + + + PF3_MSIX_CAP_TABLE_OFFSET + Pf3 Msix Cap Table Offset + 00000000 + + + + false + + + + + + PF3_MSIX_CAP_PBA_OFFSET + Pf3 Msix Cap Pba Offset + 00000000 + + + + false + + + + + + PF3_MSI_CAP_MULTIMSGCAP + Pf3 Msi Cap Multimsgcap + 1_vector + + + PF3_REVISION_ID + Pf3 Revision Id + 00 + + + PF3_SRIOV_CAP_INITIAL_VF + Pf3 Sriov Cap Initial Vf + 0 + + + PF3_SRIOV_CAP_VER + Pf3 Sriov Cap Ver + 1 + + + PF3_SRIOV_FIRST_VF_OFFSET + Pf3 Sriov First Vf Offset + 0 + + + + false + + + + + + PF3_SRIOV_FUNC_DEP_LINK + Pf3 Sriov Func Dep Link + 0003 + + + PF3_SRIOV_SUPPORTED_PAGE_SIZE + Pf3 Sriov Supported Page Size + 00000553 + + + + false + + + + + + PF3_SRIOV_VF_DEVICE_ID + Pf3 Sriov Vf Device Id + 0000 + + + PF3_SUBSYSTEM_ID + Pf3 Subsystem Id + 0007 + + + TL_PF_ENABLE_REG + 1 + + + SRIOV_CAP_ENABLE + Sriov Cap Enable + false + + + Component_Name + xdma_pcie4_ip + + + PF0_Use_Class_Code_Lookup_Assistant + false + + + PF1_Use_Class_Code_Lookup_Assistant + false + + + PF2_Use_Class_Code_Lookup_Assistant + false + + + PF3_Use_Class_Code_Lookup_Assistant + false + + + PF0_PM_CAP_PMESUPPORT_D0 + Pf0 Pm Cap Pmesupport D0 + false + + + PF0_SUBSYSTEM_VENDOR_ID + Pf0 Subsystem Vendor Id + 10EE + + + PF1_SUBSYSTEM_VENDOR_ID + Pf1 Subsystem Vendor Id + 10EE + + + PF2_SUBSYSTEM_VENDOR_ID + Pf2 Subsystem Vendor Id + 10EE + + + PF3_SUBSYSTEM_VENDOR_ID + Pf3 Subsystem Vendor Id + 10EE + + + pf1_sriov_bar5_scale + Pf1 Sriov Bar5 Scale + Kilobytes + + + + false + + + + + + pf2_sriov_bar5_scale + Pf2 Sriov Bar5 Scale + Kilobytes + + + + false + + + + + + pf3_sriov_bar5_scale + Pf3 Sriov Bar5 Scale + Kilobytes + + + + false + + + + + + pf0_class_code_sub + Pf0 Class Code Sub + 00 + + + pf1_sriov_bar4_type + Pf1 Sriov Bar4 Type + N/A + + + + false + + + + + + pf2_sriov_bar4_type + Pf2 Sriov Bar4 Type + N/A + + + + false + + + + + + pf3_sriov_bar4_type + Pf3 Sriov Bar4 Type + N/A + + + + false + + + + + + pf0_vc_cap_enabled + Pf0 Vc Cap Enabled + false + + + pf1_sriov_bar5_type + Pf1 Sriov Bar5 Type + N/A + + + + false + + + + + + pf2_sriov_bar5_type + Pf2 Sriov Bar5 Type + N/A + + + + false + + + + + + pf3_sriov_bar5_type + Pf3 Sriov Bar5 Type + N/A + + + + false + + + + + + pf1_sriov_bar0_enabled + Pf1 Sriov Bar0 Enabled + true + + + + false + + + + + + pf2_sriov_bar0_enabled + Pf2 Sriov Bar0 Enabled + true + + + + false + + + + + + pf3_sriov_bar0_enabled + Pf3 Sriov Bar0 Enabled + true + + + + false + + + + + + pf0_sriov_bar5_enabled + Pf0 Sriov Bar5 Enabled + false + + + pf2_sriov_bar5_enabled + Pf2 Sriov Bar5 Enabled + false + + + + false + + + + + + pf3_sriov_bar5_enabled + Pf3 Sriov Bar5 Enabled + false + + + + false + + + + + + pcie_blk_locn + Pcie Blk Locn + X1Y2 + + + pf0_sriov_bar1_64bit + Pf0 Sriov Bar1 64bit + false + + + + false + + + + + + pf1_class_code_base + Pf1 Class Code Base + 05 + + + pf2_class_code_base + Pf2 Class Code Base + 05 + + + pf3_class_code_base + Pf3 Class Code Base + 05 + + + pf1_sriov_bar3_prefetchable + Pf1 Sriov Bar3 Prefetchable + false + + + + false + + + + + + pf2_sriov_bar3_prefetchable + Pf2 Sriov Bar3 Prefetchable + false + + + + false + + + + + + pf3_sriov_bar3_prefetchable + Pf3 Sriov Bar3 Prefetchable + false + + + + false + + + + + + pf1_sriov_bar0_64bit + Pf1 Sriov Bar0 64bit + false + + + + false + + + + + + pf2_sriov_bar0_64bit + Pf2 Sriov Bar0 64bit + false + + + + false + + + + + + pf3_sriov_bar0_64bit + Pf3 Sriov Bar0 64bit + false + + + + false + + + + + + pf1_bar3_type + Pf1 Bar3 Type + N/A + + + + false + + + + + + pf2_bar3_type + Pf2 Bar3 Type + N/A + + + + false + + + + + + pf3_bar3_type + Pf3 Bar3 Type + N/A + + + + false + + + + + + pf2_bar2_enabled + Pf2 Bar2 Enabled + false + + + + false + + + + + + pf3_bar2_enabled + Pf3 Bar2 Enabled + false + + + + false + + + + + + pf1_bar2_enabled + Pf1 Bar2 Enabled + false + + + + false + + + + + + pf1_bar2_type + Pf1 Bar2 Type + N/A + + + + false + + + + + + pf1_bar2_64bit + Pf1 Bar2 64bit + false + + + + false + + + + + + pf1_bar2_prefetchable + Pf1 Bar2 Prefetchable + false + + + + false + + + + + + pf1_bar2_scale + Pf1 Bar2 Scale + Kilobytes + + + + false + + + + + + pf1_bar2_size + Pf1 Bar2 Size + 128 + + + + false + + + + + + pf0_class_code_interface + Pf0 Class Code Interface + 01 + + + pf0_sriov_bar1_scale + Pf0 Sriov Bar1 Scale + Kilobytes + + + + false + + + + + + pf1_bar4_type + Pf1 Bar4 Type + N/A + + + + false + + + + + + pf2_bar2_type + Pf2 Bar2 Type + N/A + + + + false + + + + + + pf2_bar2_64bit + Pf2 Bar2 64bit + false + + + + false + + + + + + pf2_bar2_prefetchable + Pf2 Bar2 Prefetchable + false + + + + false + + + + + + pf2_bar2_scale + Pf2 Bar2 Scale + Kilobytes + + + + false + + + + + + pf2_bar2_size + Pf2 Bar2 Size + 128 + + + + false + + + + + + pf2_bar4_type + Pf2 Bar4 Type + N/A + + + + false + + + + + + pf3_bar2_type + Pf3 Bar2 Type + N/A + + + + false + + + + + + pf3_bar2_64bit + Pf3 Bar2 64bit + false + + + + false + + + + + + pf3_bar2_prefetchable + Pf3 Bar2 Prefetchable + false + + + + false + + + + + + pf3_bar2_scale + Pf3 Bar2 Scale + Kilobytes + + + + false + + + + + + pf3_bar2_size + Pf3 Bar2 Size + 128 + + + + false + + + + + + pf3_bar4_type + Pf3 Bar4 Type + N/A + + + + false + + + + + + pf0_base_class_menu + Pf0 Base Class Menu + Simple_communication_controllers + + + pf0_sub_class_interface_menu + Pf0 Sub Class Interface Menu + 16450_compatible_serial_controller + + + pf1_sriov_bar0_scale + Pf1 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf1_expansion_rom_enabled + Pf1 Expansion Rom Enabled + false + + + + false + + + + + + pf0_sriov_bar0_enabled + Pf0 Sriov Bar0 Enabled + true + + + pf1_sriov_bar0_prefetchable + Pf1 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf1_bar5_type + Pf1 Bar5 Type + N/A + + + + false + + + + + + pf0_sriov_bar5_prefetchable + Pf0 Sriov Bar5 Prefetchable + false + + + pf1_sriov_bar1_enabled + Pf1 Sriov Bar1 Enabled + false + + + + false + + + + + + pf1_class_code_interface + Pf1 Class Code Interface + 00 + + + pf0_sriov_bar2_64bit + Pf0 Sriov Bar2 64bit + false + + + + false + + + + + + pf1_msix_enabled + Pf1 Msix Enabled + false + + + pf1_bar5_prefetchable + Pf1 Bar5 Prefetchable + false + + + pf1_sriov_bar1_64bit + Pf1 Sriov Bar1 64bit + false + + + + false + + + + + + pf1_bar3_64bit + Pf1 Bar3 64bit + false + + + + false + + + + + + pf0_sriov_bar2_prefetchable + Pf0 Sriov Bar2 Prefetchable + false + + + + false + + + + + + pf1_bar3_enabled + Pf1 Bar3 Enabled + false + + + + false + + + + + + pf0_sriov_bar2_scale + Pf0 Sriov Bar2 Scale + Kilobytes + + + + false + + + + + + pf1_sriov_bar1_scale + Pf1 Sriov Bar1 Scale + Kilobytes + + + + false + + + + + + pf1_bar3_scale + Pf1 Bar3 Scale + Kilobytes + + + + false + + + + + + pf0_sriov_bar1_enabled + Pf0 Sriov Bar1 Enabled + false + + + AXISTEN_IF_RQ_ALIGNMENT_MODE + DWORD_Aligned + + + AXISTEN_IF_CQ_ALIGNMENT_MODE + Address_Aligned + + + alignment_mode_256b + Alignment Mode + DWORD_Aligned + + + pf1_sriov_bar4_prefetchable + Pf1 Sriov Bar4 Prefetchable + false + + + + false + + + + + + pf1_sriov_bar2_enabled + Pf1 Sriov Bar2 Enabled + false + + + + false + + + + + + pf0_sriov_bar3_64bit + Pf0 Sriov Bar3 64bit + false + + + + false + + + + + + pf0_sriov_bar0_size + Pf0 Sriov Bar0 Size + 2 + + + pf1_sriov_bar2_64bit + Pf1 Sriov Bar2 64bit + false + + + + false + + + + + + pf1_bar4_64bit + Pf1 Bar4 64bit + false + + + + false + + + + + + pf0_sriov_bar1_size + Pf0 Sriov Bar1 Size + 2 + + + + false + + + + + + pf0_bar0_enabled + Pf0 Bar0 Enabled + true + + + pf0_bar0_type + Pf0 Bar0 Type + Memory + + + pf0_bar0_64bit + Pf0 Bar0 64bit + false + + + pf0_bar0_prefetchable + Pf0 Bar0 Prefetchable + false + + + + false + + + + + + pf0_bar0_scale + Pf0 Bar0 Scale + Kilobytes + + + pf0_bar0_size + Pf0 Bar0 Size + 64 + + + pf0_bar1_enabled + Pf0 Bar1 Enabled + false + + + pf0_bar1_type + Pf0 Bar1 Type + N/A + + + + false + + + + + + pf0_bar1_64bit + Pf0 Bar1 64bit + false + + + + false + + + + + + pf0_bar1_prefetchable + Pf0 Bar1 Prefetchable + false + + + + false + + + + + + pf0_bar1_scale + Pf0 Bar1 Scale + Kilobytes + + + + false + + + + + + pf0_bar1_size + Pf0 Bar1 Size + 128 + + + + false + + + + + + pf0_bar2_enabled + Pf0 Bar2 Enabled + false + + + pf0_bar2_type + Pf0 Bar2 Type + N/A + + + + false + + + + + + pf0_bar2_64bit + Pf0 Bar2 64bit + false + + + + false + + + + + + pf0_bar2_prefetchable + Pf0 Bar2 Prefetchable + false + + + + false + + + + + + pf0_bar2_scale + Pf0 Bar2 Scale + Kilobytes + + + + false + + + + + + pf0_bar2_size + Pf0 Bar2 Size + 128 + + + + false + + + + + + pf0_bar3_enabled + Pf0 Bar3 Enabled + false + + + pf0_bar3_type + Pf0 Bar3 Type + N/A + + + + false + + + + + + pf0_bar3_64bit + Pf0 Bar3 64bit + false + + + + false + + + + + + pf0_bar3_prefetchable + Pf0 Bar3 Prefetchable + false + + + + false + + + + + + pf0_bar3_scale + Pf0 Bar3 Scale + Kilobytes + + + + false + + + + + + pf0_bar3_size + Pf0 Bar3 Size + 128 + + + + false + + + + + + pf0_bar4_enabled + Pf0 Bar4 Enabled + false + + + pf0_bar4_type + Pf0 Bar4 Type + N/A + + + + false + + + + + + pf0_bar4_64bit + Pf0 Bar4 64bit + false + + + + false + + + + + + pf0_bar4_prefetchable + Pf0 Bar4 Prefetchable + false + + + + false + + + + + + pf0_bar4_scale + Pf0 Bar4 Scale + Kilobytes + + + + false + + + + + + pf0_bar4_size + Pf0 Bar4 Size + 128 + + + + false + + + + + + pf0_bar5_enabled + Pf0 Bar5 Enabled + false + + + pf0_bar5_type + Pf0 Bar5 Type + N/A + + + + false + + + + + + pf0_bar5_prefetchable + Pf0 Bar5 Prefetchable + false + + + pf0_bar5_scale + Pf0 Bar5 Scale + Kilobytes + + + + false + + + + + + pf0_bar5_size + Pf0 Bar5 Size + 128 + + + + false + + + + + + pf0_sriov_bar3_scale + Pf0 Sriov Bar3 Scale + Kilobytes + + + + false + + + + + + pf1_bar4_enabled + Pf1 Bar4 Enabled + false + + + + false + + + + + + pf1_sriov_bar1_prefetchable + Pf1 Sriov Bar1 Prefetchable + false + + + + false + + + + + + pf0_sriov_bar2_size + Pf0 Sriov Bar2 Size + 2 + + + + false + + + + + + pf1_sriov_bar2_scale + Pf1 Sriov Bar2 Scale + Kilobytes + + + + false + + + + + + pf1_bar4_scale + Pf1 Bar4 Scale + Kilobytes + + + + false + + + + + + pf0_sriov_bar3_size + Pf0 Sriov Bar3 Size + 2 + + + + false + + + + + + pf0_sriov_bar2_enabled + Pf0 Sriov Bar2 Enabled + false + + + pf0_dev_cap_max_payload + Pf0 Dev Cap Max Payload + 1024_bytes + + + gen_x0y0 + Gen X0y0 + false + + + + false + + + + + + gen_x0y1 + Gen X0y1 + false + + + + false + + + + + + gen_x0y2 + Gen X0y2 + false + + + + false + + + + + + gen_x0y3 + Gen X0y3 + false + + + + false + + + + + + gen_x0y4 + Gen X0y4 + false + + + + false + + + + + + gen_x0y5 + Gen X0y5 + false + + + + false + + + + + + gen_x1y0 + Gen X1y0 + false + + + + false + + + + + + gen_x1y1 + Gen X1y1 + false + + + + false + + + + + + gen_x1y2 + Gen X1y2 + true + + + + false + + + + + + gen_x1y3 + Gen X1y3 + false + + + + false + + + + + + gen_x1y4 + Gen X1y4 + false + + + + false + + + + + + gen_x1y5 + Gen X1y5 + false + + + + false + + + + + + pf0_sriov_bar4_size + Pf0 Sriov Bar4 Size + 2 + + + + false + + + + + + pf1_expansion_rom_scale + Pf1 Expansion Rom Scale + Kilobytes + + + + false + + + + + + pf1_expansion_rom_size + Pf1 Expansion Rom Size + 2 + + + + false + + + + + + pf1_sriov_bar3_enabled + Pf1 Sriov Bar3 Enabled + false + + + + false + + + + + + pf0_sriov_bar4_64bit + Pf0 Sriov Bar4 64bit + false + + + + false + + + + + + pf0_sriov_bar5_size + Pf0 Sriov Bar5 Size + 2 + + + + false + + + + + + pf0_sriov_bar3_prefetchable + Pf0 Sriov Bar3 Prefetchable + false + + + + false + + + + + + pf1_sriov_bar3_64bit + Pf1 Sriov Bar3 64bit + false + + + + false + + + + + + pf0_expansion_rom_enabled + Pf0 Expansion Rom Enabled + false + + + pf0_sriov_bar4_scale + Pf0 Sriov Bar4 Scale + Kilobytes + + + + false + + + + + + pf1_base_class_menu + Pf1 Base Class Menu + Memory_controller + + + pf1_sub_class_interface_menu + Pf1 Sub Class Interface Menu + Other_memory_controller + + + pf0_sriov_bar0_type + Pf0 Sriov Bar0 Type + Memory + + + pf1_bar5_enabled + Pf1 Bar5 Enabled + false + + + + false + + + + + + pf1_bar3_prefetchable + Pf1 Bar3 Prefetchable + false + + + + false + + + + + + pf1_sriov_bar0_size + Pf1 Sriov Bar0 Size + 2 + + + + false + + + + + + pf1_sriov_bar3_scale + Pf1 Sriov Bar3 Scale + Kilobytes + + + + false + + + + + + pf1_bar5_scale + Pf1 Bar5 Scale + Kilobytes + + + + false + + + + + + pf1_class_code_sub + Pf1 Class Code Sub + 80 + + + extended_tag_field + Extended Tag Field + true + + + pf0_sriov_bar1_type + Pf0 Sriov Bar1 Type + N/A + + + + false + + + + + + pf0_sriov_bar0_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf0_expansion_rom_scale + Pf0 Expansion Rom Scale + Kilobytes + + + + false + + + + + + pf0_expansion_rom_size + Pf0 Expansion Rom Size + 2 + + + + false + + + + + + pf1_sriov_bar1_size + Pf1 Sriov Bar1 Size + 2 + + + + false + + + + + + pf0_sriov_bar3_enabled + Pf0 Sriov Bar3 Enabled + false + + + pf1_sriov_bar5_prefetchable + Pf1 Sriov Bar5 Prefetchable + false + + + pf0_sriov_bar2_type + Pf0 Sriov Bar2 Type + N/A + + + + false + + + + + + vendor_id + Vendor Id + 10EE + + + pf1_vendor_id + Vendor Id + 10EE + + + pf2_vendor_id + Vendor Id + 10EE + + + pf3_vendor_id + Vendor Id + 10EE + + + pf0_tphr_enable + Pf0 Tphr Enable + false + + + pf1_sriov_bar2_size + Pf1 Sriov Bar2 Size + 2 + + + + false + + + + + + pf0_sriov_bar3_type + Pf0 Sriov Bar3 Type + N/A + + + + false + + + + + + pf1_sriov_bar3_size + Pf1 Sriov Bar3 Size + 2 + + + + false + + + + + + pf1_bar0_enabled + Pf1 Bar0 Enabled + true + + + + false + + + + + + pf1_bar0_type + Pf1 Bar0 Type + Memory + + + + false + + + + + + pf1_bar0_64bit + Pf1 Bar0 64bit + false + + + + false + + + + + + pf1_bar0_prefetchable + Pf1 Bar0 Prefetchable + false + + + + false + + + + + + pf1_bar0_scale + Pf1 Bar0 Scale + Kilobytes + + + + false + + + + + + pf1_bar0_size + Pf1 Bar0 Size + 64 + + + + false + + + + + + pf1_bar1_enabled + Pf1 Bar1 Enabled + false + + + + false + + + + + + pf1_bar1_type + Pf1 Bar1 Type + N/A + + + + false + + + + + + pf1_bar1_64bit + Pf1 Bar1 64bit + false + + + + false + + + + + + pf1_bar1_prefetchable + Pf1 Bar1 Prefetchable + false + + + + false + + + + + + pf1_bar1_scale + Pf1 Bar1 Scale + Kilobytes + + + + false + + + + + + pf1_bar1_size + Pf1 Bar1 Size + 128 + + + + false + + + + + + pf1_sriov_bar4_enabled + Pf1 Sriov Bar4 Enabled + false + + + + false + + + + + + pf0_sriov_bar4_type + Pf0 Sriov Bar4 Type + N/A + + + + false + + + + + + pf1_sriov_bar4_64bit + Pf1 Sriov Bar4 64bit + false + + + + false + + + + + + pf1_sriov_bar2_prefetchable + Pf1 Sriov Bar2 Prefetchable + false + + + + false + + + + + + pf0_sriov_cap_ver + Pf0 Sriov Cap Ver + 1 + + + pf1_sriov_bar4_size + Pf1 Sriov Bar4 Size + 2 + + + + false + + + + + + pf1_msi_enabled + Pf1 Msi Enabled + false + + + + false + + + + + + pf0_sriov_bar5_scale + Pf0 Sriov Bar5 Scale + Kilobytes + + + + false + + + + + + pf0_sriov_bar5_type + Pf0 Sriov Bar5 Type + N/A + + + + false + + + + + + ext_pcie_cfg_space_enabled + Ext Pcie Cfg Space Enabled + false + + + legacy_ext_pcie_cfg_space_enabled + Legacy Ext Pcie Cfg Space Enabled + false + + + ext_xvc_vsec_enable + Enable to add the PCIe XVC-VSEC to the Examlpe Design + false + + + + false + + + + + + acs_ext_cap_enable + ACS Ext Capability + false + + + pf1_sriov_bar4_scale + Pf1 Sriov Bar4 Scale + Kilobytes + + + + false + + + + + + pf1_sriov_bar5_size + Pf1 Sriov Bar5 Size + 2 + + + + false + + + + + + pf0_ari_enabled + Pf0 Ari Enabled + false + + + perf_level + Perf Level + Extreme + + + pf0_class_code_base + Pf0 Class Code Base + 07 + + + axisten_if_width + Axisten If Width + 256_bit + + + pf0_sriov_bar4_enabled + Pf0 Sriov Bar4 Enabled + false + + + pf1_sriov_bar0_type + Pf1 Sriov Bar0 Type + Memory + + + + false + + + + + + pf1_bar3_size + Pf1 Bar3 Size + 128 + + + + false + + + + + + pf0_sriov_bar4_prefetchable + Pf0 Sriov Bar4 Prefetchable + false + + + + false + + + + + + pf0_aer_enabled + Pf0 Aer Enabled + true + + + pf0_dsn_enabled + Pf0 Dsn Enabled + false + + + pf1_sriov_bar1_type + Pf1 Sriov Bar1 Type + N/A + + + + false + + + + + + pf0_sriov_bar0_64bit + Pf0 Sriov Bar0 64bit + false + + + pf1_bar4_size + Pf1 Bar4 Size + 128 + + + + false + + + + + + pf0_msi_enabled + Pf0 Msi Enabled + true + + + pf1_sriov_bar5_enabled + Pf1 Sriov Bar5 Enabled + false + + + + false + + + + + + pf1_sriov_bar2_type + Pf1 Sriov Bar2 Type + N/A + + + + false + + + + + + pf0_msix_enabled + Pf0 Msix Enabled + false + + + pf1_bar5_size + Pf1 Bar5 Size + 128 + + + + false + + + + + + pf1_bar4_prefetchable + Pf1 Bar4 Prefetchable + false + + + + false + + + + + + pf0_sriov_bar0_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + pf0_sriov_bar1_prefetchable + Pf0 Sriov Bar1 Prefetchable + false + + + + false + + + + + + pf1_sriov_bar3_type + Pf1 Sriov Bar3 Type + N/A + + + + false + + + + + + pf2_sriov_bar0_scale + Pf2 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf2_expansion_rom_enabled + Pf2 Expansion Rom Enabled + false + + + + false + + + + + + pf2_sriov_bar0_prefetchable + Pf2 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf2_bar5_type + Pf2 Bar5 Type + N/A + + + + false + + + + + + pf2_sriov_bar1_enabled + Pf2 Sriov Bar1 Enabled + false + + + + false + + + + + + pf2_class_code_interface + Pf2 Class Code Interface + 00 + + + pf2_msix_enabled + Pf2 Msix Enabled + false + + + pf2_bar5_prefetchable + Pf2 Bar5 Prefetchable + false + + + pf2_sriov_bar1_64bit + Pf2 Sriov Bar1 64bit + false + + + + false + + + + + + pf2_bar3_64bit + Pf2 Bar3 64bit + false + + + + false + + + + + + pf2_bar3_enabled + Pf2 Bar3 Enabled + false + + + + false + + + + + + pf2_sriov_bar1_scale + Pf2 Sriov Bar1 Scale + Kilobytes + + + + false + + + + + + pf2_bar3_scale + Pf2 Bar3 Scale + Kilobytes + + + + false + + + + + + pf2_sriov_bar4_prefetchable + Pf2 Sriov Bar4 Prefetchable + false + + + + false + + + + + + pf2_sriov_bar2_enabled + Pf2 Sriov Bar2 Enabled + false + + + + false + + + + + + pf2_sriov_bar2_64bit + Pf2 Sriov Bar2 64bit + false + + + + false + + + + + + pf2_bar4_64bit + Pf2 Bar4 64bit + false + + + + false + + + + + + pf2_bar4_enabled + Pf2 Bar4 Enabled + false + + + + false + + + + + + pf2_sriov_bar1_prefetchable + Pf2 Sriov Bar1 Prefetchable + false + + + + false + + + + + + pf2_sriov_bar2_scale + Pf2 Sriov Bar2 Scale + Kilobytes + + + + false + + + + + + pf2_bar4_scale + Pf2 Bar4 Scale + Kilobytes + + + + false + + + + + + pf2_expansion_rom_scale + Pf2 Expansion Rom Scale + Kilobytes + + + + false + + + + + + pf2_expansion_rom_size + Pf2 Expansion Rom Size + 2 + + + + false + + + + + + pf2_sriov_bar3_enabled + Pf2 Sriov Bar3 Enabled + false + + + + false + + + + + + pf2_sriov_bar3_64bit + Pf2 Sriov Bar3 64bit + false + + + + false + + + + + + pf2_base_class_menu + Pf2 Base Class Menu + Memory_controller + + + pf2_sub_class_interface_menu + Pf2 Sub Class Interface Menu + Other_memory_controller + + + pf2_bar5_enabled + Pf2 Bar5 Enabled + false + + + + false + + + + + + pf2_bar3_prefetchable + Pf2 Bar3 Prefetchable + false + + + + false + + + + + + pf2_sriov_bar0_size + Pf2 Sriov Bar0 Size + 2 + + + + false + + + + + + pf2_sriov_bar3_scale + Pf2 Sriov Bar3 Scale + Kilobytes + + + + false + + + + + + pf2_bar5_scale + Pf2 Bar5 Scale + Kilobytes + + + + false + + + + + + pf2_class_code_sub + Pf2 Class Code Sub + 80 + + + pf2_sriov_bar1_size + Pf2 Sriov Bar1 Size + 2 + + + + false + + + + + + pf2_sriov_bar5_prefetchable + Pf2 Sriov Bar5 Prefetchable + false + + + pf2_sriov_bar2_size + Pf2 Sriov Bar2 Size + 2 + + + + false + + + + + + pf2_sriov_bar3_size + Pf2 Sriov Bar3 Size + 2 + + + + false + + + + + + pf2_bar0_enabled + Pf2 Bar0 Enabled + true + + + + false + + + + + + pf2_bar0_type + Pf2 Bar0 Type + Memory + + + + false + + + + + + pf2_bar0_64bit + Pf2 Bar0 64bit + false + + + + false + + + + + + pf2_bar0_prefetchable + Pf2 Bar0 Prefetchable + false + + + + false + + + + + + pf2_bar0_scale + Pf2 Bar0 Scale + Kilobytes + + + + false + + + + + + pf2_bar0_size + Pf2 Bar0 Size + 64 + + + + false + + + + + + pf2_bar1_enabled + Pf2 Bar1 Enabled + false + + + + false + + + + + + pf2_bar1_type + Pf2 Bar1 Type + N/A + + + + false + + + + + + pf2_bar1_64bit + Pf2 Bar1 64bit + false + + + + false + + + + + + pf2_bar1_prefetchable + Pf2 Bar1 Prefetchable + false + + + + false + + + + + + pf2_bar1_scale + Pf2 Bar1 Scale + Kilobytes + + + + false + + + + + + pf2_bar1_size + Pf2 Bar1 Size + 128 + + + + false + + + + + + pf2_sriov_bar4_enabled + Pf2 Sriov Bar4 Enabled + false + + + + false + + + + + + pf2_sriov_bar4_64bit + Pf2 Sriov Bar4 64bit + false + + + + false + + + + + + pf2_sriov_bar2_prefetchable + Pf2 Sriov Bar2 Prefetchable + false + + + + false + + + + + + pf2_sriov_bar4_size + Pf2 Sriov Bar4 Size + 2 + + + + false + + + + + + pf2_msi_enabled + Pf2 Msi Enabled + false + + + + false + + + + + + pf2_sriov_bar4_scale + Pf2 Sriov Bar4 Scale + Kilobytes + + + + false + + + + + + pf2_sriov_bar5_size + Pf2 Sriov Bar5 Size + 2 + + + + false + + + + + + pf2_sriov_bar0_type + Pf2 Sriov Bar0 Type + Memory + + + + false + + + + + + pf2_bar3_size + Pf2 Bar3 Size + 128 + + + + false + + + + + + pf2_sriov_bar1_type + Pf2 Sriov Bar1 Type + N/A + + + + false + + + + + + pf2_bar4_size + Pf2 Bar4 Size + 128 + + + + false + + + + + + pf2_sriov_bar2_type + Pf2 Sriov Bar2 Type + N/A + + + + false + + + + + + pf2_bar5_size + Pf2 Bar5 Size + 128 + + + + false + + + + + + pf2_bar4_prefetchable + Pf2 Bar4 Prefetchable + false + + + + false + + + + + + pf2_sriov_bar3_type + Pf2 Sriov Bar3 Type + N/A + + + + false + + + + + + pf3_sriov_bar0_scale + Pf3 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf3_expansion_rom_enabled + Pf3 Expansion Rom Enabled + false + + + + false + + + + + + pf3_sriov_bar0_prefetchable + Pf3 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf3_bar5_type + Pf3 Bar5 Type + N/A + + + + false + + + + + + pf3_sriov_bar1_enabled + Pf3 Sriov Bar1 Enabled + false + + + + false + + + + + + pf3_class_code_interface + Pf3 Class Code Interface + 00 + + + pf3_msix_enabled + Pf3 Msix Enabled + false + + + pf3_bar5_prefetchable + Pf3 Bar5 Prefetchable + false + + + pf3_sriov_bar1_64bit + Pf3 Sriov Bar1 64bit + false + + + + false + + + + + + pf3_bar3_64bit + Pf3 Bar3 64bit + false + + + + false + + + + + + pf3_bar3_enabled + Pf3 Bar3 Enabled + false + + + + false + + + + + + pf3_sriov_bar1_scale + Pf3 Sriov Bar1 Scale + Kilobytes + + + + false + + + + + + pf3_bar3_scale + Pf3 Bar3 Scale + Kilobytes + + + + false + + + + + + pf3_sriov_bar4_prefetchable + Pf3 Sriov Bar4 Prefetchable + false + + + + false + + + + + + pf3_sriov_bar2_enabled + Pf3 Sriov Bar2 Enabled + false + + + + false + + + + + + pf3_sriov_bar2_64bit + Pf3 Sriov Bar2 64bit + false + + + + false + + + + + + pf3_bar4_64bit + Pf3 Bar4 64bit + false + + + + false + + + + + + pf3_bar4_enabled + Pf3 Bar4 Enabled + false + + + + false + + + + + + pf3_sriov_bar1_prefetchable + Pf3 Sriov Bar1 Prefetchable + false + + + + false + + + + + + pf3_sriov_bar2_scale + Pf3 Sriov Bar2 Scale + Kilobytes + + + + false + + + + + + pf3_bar4_scale + Pf3 Bar4 Scale + Kilobytes + + + + false + + + + + + pf3_expansion_rom_scale + Pf3 Expansion Rom Scale + Kilobytes + + + + false + + + + + + pf3_expansion_rom_size + Pf3 Expansion Rom Size + 2 + + + + false + + + + + + pf3_sriov_bar3_enabled + Pf3 Sriov Bar3 Enabled + false + + + + false + + + + + + pf3_sriov_bar3_64bit + Pf3 Sriov Bar3 64bit + false + + + + false + + + + + + pf3_base_class_menu + Pf3 Base Class Menu + Memory_controller + + + pf3_sub_class_interface_menu + Pf3 Sub Class Interface Menu + Other_memory_controller + + + pf3_bar5_enabled + Pf3 Bar5 Enabled + false + + + + false + + + + + + pf3_bar3_prefetchable + Pf3 Bar3 Prefetchable + false + + + + false + + + + + + pf3_sriov_bar0_size + Pf3 Sriov Bar0 Size + 2 + + + + false + + + + + + pf3_sriov_bar3_scale + Pf3 Sriov Bar3 Scale + Kilobytes + + + + false + + + + + + pf3_bar5_scale + Pf3 Bar5 Scale + Kilobytes + + + + false + + + + + + pf3_class_code_sub + Pf3 Class Code Sub + 80 + + + pf3_sriov_bar1_size + Pf3 Sriov Bar1 Size + 2 + + + + false + + + + + + pf3_sriov_bar5_prefetchable + Pf3 Sriov Bar5 Prefetchable + false + + + pf3_sriov_bar2_size + Pf3 Sriov Bar2 Size + 2 + + + + false + + + + + + pf3_sriov_bar3_size + Pf3 Sriov Bar3 Size + 2 + + + + false + + + + + + pf3_bar0_enabled + Pf3 Bar0 Enabled + true + + + + false + + + + + + pf3_bar0_type + Pf3 Bar0 Type + Memory + + + + false + + + + + + pf3_bar0_64bit + Pf3 Bar0 64bit + false + + + + false + + + + + + pf3_bar0_prefetchable + Pf3 Bar0 Prefetchable + false + + + + false + + + + + + pf3_bar0_scale + Pf3 Bar0 Scale + Kilobytes + + + + false + + + + + + pf3_bar0_size + Pf3 Bar0 Size + 64 + + + + false + + + + + + pf3_bar1_enabled + Pf3 Bar1 Enabled + false + + + + false + + + + + + pf3_bar1_type + Pf3 Bar1 Type + N/A + + + + false + + + + + + pf3_bar1_64bit + Pf3 Bar1 64bit + false + + + + false + + + + + + pf3_bar1_prefetchable + Pf3 Bar1 Prefetchable + false + + + + false + + + + + + pf3_bar1_scale + Pf3 Bar1 Scale + Kilobytes + + + + false + + + + + + pf3_bar1_size + Pf3 Bar1 Size + 128 + + + + false + + + + + + pf3_sriov_bar4_enabled + Pf3 Sriov Bar4 Enabled + false + + + + false + + + + + + pf3_sriov_bar4_64bit + Pf3 Sriov Bar4 64bit + false + + + + false + + + + + + pf3_sriov_bar2_prefetchable + Pf3 Sriov Bar2 Prefetchable + false + + + + false + + + + + + pf3_sriov_bar4_size + Pf3 Sriov Bar4 Size + 2 + + + + false + + + + + + pf3_msi_enabled + Pf3 Msi Enabled + false + + + + false + + + + + + pf3_sriov_bar4_scale + Pf3 Sriov Bar4 Scale + Kilobytes + + + + false + + + + + + pf3_sriov_bar5_size + Pf3 Sriov Bar5 Size + 2 + + + + false + + + + + + pf3_sriov_bar0_type + Pf3 Sriov Bar0 Type + Memory + + + + false + + + + + + pf3_bar3_size + Pf3 Bar3 Size + 128 + + + + false + + + + + + pf3_sriov_bar1_type + Pf3 Sriov Bar1 Type + N/A + + + + false + + + + + + pf3_bar4_size + Pf3 Bar4 Size + 128 + + + + false + + + + + + pf3_sriov_bar2_type + Pf3 Sriov Bar2 Type + N/A + + + + false + + + + + + pf3_bar5_size + Pf3 Bar5 Size + 128 + + + + false + + + + + + pf3_bar4_prefetchable + Pf3 Bar4 Prefetchable + false + + + + false + + + + + + pf3_sriov_bar3_type + Pf3 Sriov Bar3 Type + N/A + + + + false + + + + + + mode_selection + Mode + Advanced + + + pipe_sim + false + + + en_ext_clk + false + + + en_msi_per_vec_masking + false + + + coreclk_freq + CORE CLOCK FREQ + 500 + + + + true + + + + + + plltype + PLL TYPE + QPLL1 + + + axisten_freq + AXISTEN IF FREQ + 250 + + + aspm_support + ASPM Support + No_ASPM + + + SRIOV_CAP_ENABLE_EXT + SRIOV Cap Enable + false + + + cfg_fc_if + true + + + cfg_ext_if + false + + + cfg_status_if + true + + + per_func_status_if + true + + + cfg_mgmt_if + true + + + rcv_msg_if + true + + + cfg_tx_msg_if + true + + + cfg_ctl_if + true + + + tx_fc_if + true + + + en_pcie_drp + false + + + en_parity + false + + + en_pl_ifc + false + + + en_pcie_conf + false + + + dis_gt_wizard + false + + + bmd_pio_mode + false + + + sriov_exd_mode + false + + + dbg_checker + false + + + + false + + + + + + enable_ibert + false + + + two_port_switch + false + + + two_port_config + X8G3 + + + RX_PPM_OFFSET + Specify the PPM offset between received data and transmitted data + 0 + + + RX_SSC_PPM + Specify the spread spectrum clocking modulation in PPM + 0 + + + INS_LOSS_NYQ + Indicate the transmitter to receiver insertion loss at the Nyquist frequency, in dB + 15 + + + ins_loss_profile + Add-in_Card + + + + true + + + + + + enable_gen4 + false + + + en_transceiver_status_ports + false + + + + true + + + + + + Shared_Logic + 1 + + + gtwiz_in_core + 1 + + + gtcom_in_core + 2 + + + dedicate_perst + false + + + sys_reset_polarity + ACTIVE_LOW + + + mcap_enablement + MCAP Enable + None + + + mcap_fpga_bitstream_version + MCAP Bitstream Version Register Value + 00000000 + + + + false + + + + + + enable_code + 0000 + + + en_ext_ch_gt_drp + false + + + ext_startup_primitive + false + + + en_gt_selection + false + + + select_quad + GTY_Quad_227 + + + + false + + + + + + copy_pf0 + true + + + copy_sriov_pf0 + true + + + cfg_pm_if + true + + + pcie_id_if + FALSE + + + PL_DISABLE_LANE_REVERSAL + true + + + MSI_X_OPTIONS + None + + + completer_model + false + + + en_dbg_descramble + false + + + enable_jtag_dbg + false + + + + true + + + + + + tl_credits_cd + 15 + + + tl_credits_ch + 15 + + + set_finite_credit + false + + + gen4_eieos_0s7 + true + + + vu9p_board + false + + + PHY_LP_TXPRESET + 4 + + + SYS_RST_N_BOARD_INTERFACE + Custom + + + PCIE_BOARD_INTERFACE + Custom + + + gt_drp_clk_src + GT DRP Clk Source + Internal + + + free_run_freq + Free Run Freq + 100_MHz + + + en_l23_entry + false + + + aws_mode_value + aws mode value + 0 + + + ext_sys_clk_bufg + false + + + mult_pf_des + true + + + axisten_if_enable_msg_route + 20000 + + + enable_more_clk + false + + + ctrl_skip_mask + true + + + disable_bram_pipeline + false + + + disable_eq_synchronizer + false + + + axisten_if_enable_rx_msg_intfc + false + + + axisten_if_enable_msg_route_override + true + + + enable_auto_rxeq + False + + + msix_type + MSI-X Type + HARD + + + + + UltraScale+ PCI Express Integrated Block + + XPM_CDC + XPM_FIFO + XPM_MEMORY + + 3 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_1/xdma_v4_1_1_blk_mem_64_reg_be.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_1/xdma_v4_1_1_blk_mem_64_reg_be.xci new file mode 100644 index 0000000..36af355 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_1/xdma_v4_1_1_blk_mem_64_reg_be.xci @@ -0,0 +1,274 @@ + + + xilinx.com + xci + unknown + 1.0 + + + xdma_v4_1_1_blk_mem_64_reg_be + + + 4096 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + OTHER + NONE + 8192 + 32 + + OTHER + NONE + 8192 + 32 + + + 100000000 + 0.000 + 9 + 9 + 1 + 4 + 0 + 1 + 9 + 1 + 0 + 1 + NONE + 0 + 0 + 0 + ./ + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + Estimated Power for IP : 2.618 mW + virtexuplus + 0 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + xdma_v4_1_1_blk_mem_64_reg_be.mem + no_coe_file_loaded + 0 + 0 + 1 + 0 + 1 + 512 + 512 + 72 + 72 + 0 + 0 + CE + CE + ALL + 0 + 1 + 1 + 0 + 0 + 0 + 0 + 8 + 8 + 512 + 512 + READ_FIRST + READ_FIRST + 72 + 72 + virtexuplus + 4 + Memory_Slave + AXI4_Full + false + Minimum_Area + true + 9 + NONE + no_coe_file_loaded + ALL + xdma_v4_1_1_blk_mem_64_reg_be + false + false + false + false + false + false + false + false + false + Use_ENA_Pin + Use_ENB_Pin + Single_Bit_Error_Injection + false + Native + false + no_mem_loaded + Simple_Dual_Port_RAM + READ_FIRST + READ_FIRST + 0 + 0 + BRAM + 0 + 100 + 100 + 50 + 100 + 100 + 0 + 8kx2 + false + false + 72 + 72 + false + false + false + true + 0 + false + false + CE + CE + SYNC + false + true + false + false + false + false + false + 512 + 72 + 72 + No_ECC + false + false + false + Stand_Alone + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 1 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_1/xdma_v4_1_1_blk_mem_64_reg_be.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_1/xdma_v4_1_1_blk_mem_64_reg_be.xml new file mode 100644 index 0000000..0b24756 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_1/xdma_v4_1_1_blk_mem_64_reg_be.xml @@ -0,0 +1,4061 @@ + + + xilinx.com + customized_ip + xdma_v4_1_1_blk_mem_64_reg_be + 1.0 + + + CLK.ACLK + ACLK + AXI4 Interconnect Clock Input + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI + + + ASSOCIATED_RESET + s_aresetn + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.ARESETN + ARESETN + AXI4 Interconnect Reset Input + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + AXI_SLAVE_S_AXI + AXI_SLAVE + AXI_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + AXILite_SLAVE_S_AXI + AXILite_SLAVE + AXILite_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + BRAM_PORTA + BRAM_PORTA + BRAM_PORTA + + + + + + + ADDR + + + addra + + + + + CLK + + + clka + + + + + DIN + + + dina + + + + + DOUT + + + douta + + + + + EN + + + ena + + + + + RST + + + rsta + + + + + WE + + + wea + + + + + + MEM_SIZE + 8192 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + OTHER + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + + true + + + + + + BRAM_PORTB + BRAM_PORTB + BRAM_PORTB + + + + + + + ADDR + + + addrb + + + + + CLK + + + clkb + + + + + DIN + + + dinb + + + + + DOUT + + + doutb + + + + + EN + + + enb + + + + + RST + + + rstb + + + + + WE + + + web + + + + + + MEM_SIZE + 8192 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + OTHER + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + + true + + + + + + + + S_1 + + Mem0 + 0 + 4096 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + + + + clka + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rsta + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + ena + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regcea + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + wea + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addra + + in + + 8 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dina + + in + + 71 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + douta + + out + + 71 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + clkb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rstb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + enb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regceb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + web + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + addrb + + in + + 8 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dinb + + in + + 71 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + doutb + + out + + 71 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + eccpipece + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rdaddrecc + + out + + 8 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + sleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + deepsleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + shutdown + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rsta_busy + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rstb_busy + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_aclk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_wdata + + in + + 71 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wstrb + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rdata + + out + + 71 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rdaddrecc + + out + + 8 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_XDEVICEFAMILY + virtexuplus + + + C_ELABORATION_DIR + ./ + + + C_INTERFACE_TYPE + 0 + + + C_AXI_TYPE + 1 + + + C_AXI_SLAVE_TYPE + 0 + + + C_USE_BRAM_BLOCK + 0 + + + C_ENABLE_32BIT_ADDRESS + 0 + + + C_CTRL_ECC_ALGO + NONE + + + C_HAS_AXI_ID + 0 + + + C_AXI_ID_WIDTH + 4 + + + C_MEM_TYPE + 1 + + + C_BYTE_SIZE + 9 + + + C_ALGORITHM + 1 + + + C_PRIM_TYPE + 1 + + + C_LOAD_INIT_FILE + 0 + + + C_INIT_FILE_NAME + no_coe_file_loaded + + + C_INIT_FILE + xdma_v4_1_1_blk_mem_64_reg_be.mem + + + C_USE_DEFAULT_DATA + 0 + + + C_DEFAULT_DATA + 0 + + + C_HAS_RSTA + 0 + + + C_RST_PRIORITY_A + CE + + + C_RSTRAM_A + 0 + + + C_INITA_VAL + 0 + + + C_HAS_ENA + 1 + + + C_HAS_REGCEA + 0 + + + C_USE_BYTE_WEA + 1 + + + C_WEA_WIDTH + 8 + + + C_WRITE_MODE_A + READ_FIRST + + + C_WRITE_WIDTH_A + 72 + + + C_READ_WIDTH_A + 72 + + + C_WRITE_DEPTH_A + 512 + + + C_READ_DEPTH_A + 512 + + + C_ADDRA_WIDTH + 9 + + + C_HAS_RSTB + 0 + + + C_RST_PRIORITY_B + CE + + + C_RSTRAM_B + 0 + + + C_INITB_VAL + 0 + + + C_HAS_ENB + 1 + + + C_HAS_REGCEB + 0 + + + C_USE_BYTE_WEB + 1 + + + C_WEB_WIDTH + 8 + + + C_WRITE_MODE_B + READ_FIRST + + + C_WRITE_WIDTH_B + 72 + + + C_READ_WIDTH_B + 72 + + + C_WRITE_DEPTH_B + 512 + + + C_READ_DEPTH_B + 512 + + + C_ADDRB_WIDTH + 9 + + + C_HAS_MEM_OUTPUT_REGS_A + 0 + + + C_HAS_MEM_OUTPUT_REGS_B + 1 + + + C_HAS_MUX_OUTPUT_REGS_A + 0 + + + C_HAS_MUX_OUTPUT_REGS_B + 0 + + + C_MUX_PIPELINE_STAGES + 0 + + + C_HAS_SOFTECC_INPUT_REGS_A + 0 + + + C_HAS_SOFTECC_OUTPUT_REGS_B + 0 + + + C_USE_SOFTECC + 0 + + + C_USE_ECC + 0 + + + C_EN_ECC_PIPE + 0 + + + C_HAS_INJECTERR + 0 + + + C_SIM_COLLISION_CHECK + ALL + + + C_COMMON_CLK + 1 + + + C_DISABLE_WARN_BHV_COLL + 0 + + + C_EN_SLEEP_PIN + 0 + + + C_USE_URAM + 0 + + + C_EN_RDADDRA_CHG + 0 + + + C_EN_RDADDRB_CHG + 0 + + + C_EN_DEEPSLEEP_PIN + 0 + + + C_EN_SHUTDOWN_PIN + 0 + + + C_EN_SAFETY_CKT + 0 + + + C_DISABLE_WARN_BHV_RANGE + 0 + + + C_COUNT_36K_BRAM + 1 + + + C_COUNT_18K_BRAM + 0 + + + C_EST_POWER_SUMMARY + Estimated Power for IP : 2.618 mW + + + + + + choice_list_5453281d + Native + AXI4 + + + choice_list_5f2d7eda + 16kx1 + 8kx2 + 4kx4 + 2kx9 + 1kx18 + 512x36 + 256x72 + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_89a27b2f + 8 + 9 + + + choice_list_c8df20f0 + NONE + ECCH32-7 + ECCH64-8 + ECCHSIAO32-7 + ECCHSIAO64-8 + ECCHSIAO128-9 + + + choice_list_e9412e2c + BRAM + URAM + + + choice_list_f92be8b1 + 18 + 36 + 72 + 144 + 288 + + + choice_pairs_07c32259 + WRITE_FIRST + READ_FIRST + NO_CHANGE + + + choice_pairs_27c66b0d + Stand_Alone + BRAM_Controller + + + choice_pairs_2adcaf32 + SYNC + ASYNC + + + choice_pairs_2d73cdeb + Always_Enabled + Use_ENB_Pin + + + choice_pairs_3949ecbf + Always_Enabled + Use_ENA_Pin + + + choice_pairs_3e9ce7ae + Minimum_Area + Low_Power + Fixed_Primitives + + + choice_pairs_44b9b2d1 + ALL + NONE + WARNING_ONLY + GENERATE_X_ONLY + + + choice_pairs_63de7f78 + CE + SR + + + choice_pairs_716d2fba + Single_Bit_Error_Injection + Double_Bit_Error_Injection + Single_and_Double_Bit_Error_Injection + + + choice_pairs_b91edaa2 + Memory_Slave + Peripheral_Slave + + + choice_pairs_c1013cbe + No_ECC + Soft_ECC + BuiltIn_ECC + + + choice_pairs_e4c322cb + AXI4_Full + AXI4_Lite + + + choice_pairs_e932d933 + Single_Port_RAM + Simple_Dual_Port_RAM + True_Dual_Port_RAM + Single_Port_ROM + Dual_Port_ROM + + + choice_pairs_eab86dfe + READ_FIRST + + + The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement. It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write port widths, as well as cores which can perform simultaneous write operations to separate locations, and simultaneous read operations from the same location. For more information on differences in interface and feature support between this core and the Dual Port Block Memory and Single Port Block Memory LogiCOREs, please consult the data sheet. + + + Component_Name + xdma_v4_1_1_blk_mem_64_reg_be + + + + true + + + + + + Interface_Type + Native + + + + true + + + + + + AXI_Type + AXI4_Full + + + + true + + + + + + AXI_Slave_Type + Memory_Slave + + + + true + + + + + + Use_AXI_ID + false + + + + false + + + + + + AXI_ID_Width + 4 + + + + false + + + + + + Memory_Type + Simple_Dual_Port_RAM + + + + true + + + + + + PRIM_type_to_Implement + BRAM + + + + true + + + + + + Enable_32bit_Address + false + + + + true + + + + + + ecctype + No_ECC + + + + true + + + + + + ECC + false + + + + true + + + + + + softecc + false + + + + true + + + + + + EN_SLEEP_PIN + false + + + + true + + + + + + EN_DEEPSLEEP_PIN + false + + + + false + + + + + + EN_SHUTDOWN_PIN + false + + + + false + + + + + + EN_ECC_PIPE + false + + + + false + + + + + + RD_ADDR_CHNG_A + false + + + + true + + + + + + RD_ADDR_CHNG_B + false + + + + false + + + + + + Use_Error_Injection_Pins + false + + + + false + + + + + + Error_Injection_Type + Single_Bit_Error_Injection + + + + false + + + + + + Use_Byte_Write_Enable + true + + + + true + + + + + + Byte_Size + 9 + + + + true + + + + + + Algorithm + Minimum_Area + + + + true + + + + + + Primitive + 8kx2 + + + + false + + + + + + Assume_Synchronous_Clk + true + + + + true + + + + + + Write_Width_A + 72 + + + + true + + + + + + Write_Depth_A + 512 + + + + true + + + + + + Read_Width_A + 72 + + + + false + + + + + + Operating_Mode_A + READ_FIRST + + + + true + + + + + + Enable_A + Use_ENA_Pin + + + + true + + + + + + Write_Width_B + 72 + + + + true + + + + + + Read_Width_B + 72 + + + + true + + + + + + Operating_Mode_B + READ_FIRST + + + + false + + + + + + Enable_B + Use_ENB_Pin + + + + true + + + + + + Register_PortA_Output_of_Memory_Primitives + false + + + + false + + + + + + Register_PortA_Output_of_Memory_Core + false + + + + false + + + + + + Use_REGCEA_Pin + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Primitives + true + + + + true + + + + + + Register_PortB_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEB_Pin + false + + + + true + + + + + + register_porta_input_of_softecc + false + + + + false + + + + + + register_portb_output_of_softecc + false + + + + false + + + + + + Pipeline_Stages + 0 + + + + false + + + + + + Load_Init_File + false + + + + true + + + + + + Coe_File + no_coe_file_loaded + + + + false + + + + + + Fill_Remaining_Memory_Locations + false + + + + true + + + + + + Remaining_Memory_Locations + 0 + + + + false + + + + + + Use_RSTA_Pin + false + + + + false + + + + + + Reset_Memory_Latch_A + false + + + + false + + + + + + Reset_Priority_A + CE + + + + false + + + + + + Output_Reset_Value_A + 0 + + + + false + + + + + + Use_RSTB_Pin + false + + + + true + + + + + + Reset_Memory_Latch_B + false + + + + false + + + + + + Reset_Priority_B + CE + + + + false + + + + + + Output_Reset_Value_B + 0 + + + + false + + + + + + Reset_Type + SYNC + + + + false + + + + + + Additional_Inputs_for_Power_Estimation + false + + + + true + + + + + + Port_A_Clock + 100 + + + + true + + + + + + Port_A_Write_Rate + 50 + + + + true + + + + + + Port_B_Clock + 100 + + + + true + + + + + + Port_B_Write_Rate + 0 + + + + false + + + + + + Port_A_Enable_Rate + 100 + + + + true + + + + + + Port_B_Enable_Rate + 100 + + + + true + + + + + + Collision_Warnings + ALL + + + + true + + + + + + Disable_Collision_Warnings + false + + + + true + + + + + + Disable_Out_of_Range_Warnings + false + + + + true + + + + + + use_bram_block + Stand_Alone + + + + true + + + + + + MEM_FILE + no_mem_loaded + + + + true + + + + + + CTRL_ECC_ALGO + NONE + + + + true + + + + + + EN_SAFETY_CKT + false + + + + false + + + + + + + + Block Memory Generator + + XPM_MEMORY + + 1 + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_2/xdma_v4_1_1_blk_mem_64_noreg_be.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_2/xdma_v4_1_1_blk_mem_64_noreg_be.xci new file mode 100644 index 0000000..08559b5 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_2/xdma_v4_1_1_blk_mem_64_noreg_be.xci @@ -0,0 +1,274 @@ + + + xilinx.com + xci + unknown + 1.0 + + + xdma_v4_1_1_blk_mem_64_noreg_be + + + 4096 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + OTHER + NONE + 8192 + 32 + + OTHER + NONE + 8192 + 32 + + + 100000000 + 0.000 + 9 + 9 + 1 + 4 + 0 + 1 + 9 + 1 + 0 + 1 + NONE + 0 + 0 + 0 + ./ + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + Estimated Power for IP : 2.618 mW + virtexuplus + 0 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + xdma_v4_1_1_blk_mem_64_noreg_be.mem + no_coe_file_loaded + 0 + 0 + 1 + 0 + 1 + 512 + 512 + 72 + 72 + 0 + 0 + CE + CE + ALL + 0 + 1 + 1 + 0 + 0 + 0 + 0 + 8 + 8 + 512 + 512 + READ_FIRST + READ_FIRST + 72 + 72 + virtexuplus + 4 + Memory_Slave + AXI4_Full + false + Minimum_Area + true + 9 + NONE + no_coe_file_loaded + ALL + xdma_v4_1_1_blk_mem_64_noreg_be + false + false + false + false + false + false + false + false + false + Use_ENA_Pin + Use_ENB_Pin + Single_Bit_Error_Injection + false + Native + false + no_mem_loaded + Simple_Dual_Port_RAM + READ_FIRST + READ_FIRST + 0 + 0 + BRAM + 0 + 100 + 100 + 50 + 100 + 100 + 0 + 8kx2 + false + false + 72 + 72 + false + false + false + false + 0 + false + false + CE + CE + SYNC + false + true + false + false + false + false + false + 512 + 72 + 72 + No_ECC + false + false + false + Stand_Alone + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 1 + TRUE + . + + . + 2018.2 + GLOBAL + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_2/xdma_v4_1_1_blk_mem_64_noreg_be.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_2/xdma_v4_1_1_blk_mem_64_noreg_be.xml new file mode 100644 index 0000000..45d431f --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/ip_2/xdma_v4_1_1_blk_mem_64_noreg_be.xml @@ -0,0 +1,4061 @@ + + + xilinx.com + customized_ip + xdma_v4_1_1_blk_mem_64_noreg_be + 1.0 + + + CLK.ACLK + ACLK + AXI4 Interconnect Clock Input + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI + + + ASSOCIATED_RESET + s_aresetn + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.ARESETN + ARESETN + AXI4 Interconnect Reset Input + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + AXI_SLAVE_S_AXI + AXI_SLAVE + AXI_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + AXILite_SLAVE_S_AXI + AXILite_SLAVE + AXILite_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + BRAM_PORTA + BRAM_PORTA + BRAM_PORTA + + + + + + + ADDR + + + addra + + + + + CLK + + + clka + + + + + DIN + + + dina + + + + + DOUT + + + douta + + + + + EN + + + ena + + + + + RST + + + rsta + + + + + WE + + + wea + + + + + + MEM_SIZE + 8192 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + OTHER + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + + true + + + + + + BRAM_PORTB + BRAM_PORTB + BRAM_PORTB + + + + + + + ADDR + + + addrb + + + + + CLK + + + clkb + + + + + DIN + + + dinb + + + + + DOUT + + + doutb + + + + + EN + + + enb + + + + + RST + + + rstb + + + + + WE + + + web + + + + + + MEM_SIZE + 8192 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + OTHER + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + + true + + + + + + + + S_1 + + Mem0 + 0 + 4096 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + + + + clka + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rsta + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + ena + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regcea + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + wea + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addra + + in + + 8 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dina + + in + + 71 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + douta + + out + + 71 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + clkb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rstb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + enb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regceb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + web + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + addrb + + in + + 8 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dinb + + in + + 71 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + doutb + + out + + 71 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + eccpipece + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rdaddrecc + + out + + 8 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + sleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + deepsleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + shutdown + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rsta_busy + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rstb_busy + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_aclk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_wdata + + in + + 71 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wstrb + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rdata + + out + + 71 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rdaddrecc + + out + + 8 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_XDEVICEFAMILY + virtexuplus + + + C_ELABORATION_DIR + ./ + + + C_INTERFACE_TYPE + 0 + + + C_AXI_TYPE + 1 + + + C_AXI_SLAVE_TYPE + 0 + + + C_USE_BRAM_BLOCK + 0 + + + C_ENABLE_32BIT_ADDRESS + 0 + + + C_CTRL_ECC_ALGO + NONE + + + C_HAS_AXI_ID + 0 + + + C_AXI_ID_WIDTH + 4 + + + C_MEM_TYPE + 1 + + + C_BYTE_SIZE + 9 + + + C_ALGORITHM + 1 + + + C_PRIM_TYPE + 1 + + + C_LOAD_INIT_FILE + 0 + + + C_INIT_FILE_NAME + no_coe_file_loaded + + + C_INIT_FILE + xdma_v4_1_1_blk_mem_64_noreg_be.mem + + + C_USE_DEFAULT_DATA + 0 + + + C_DEFAULT_DATA + 0 + + + C_HAS_RSTA + 0 + + + C_RST_PRIORITY_A + CE + + + C_RSTRAM_A + 0 + + + C_INITA_VAL + 0 + + + C_HAS_ENA + 1 + + + C_HAS_REGCEA + 0 + + + C_USE_BYTE_WEA + 1 + + + C_WEA_WIDTH + 8 + + + C_WRITE_MODE_A + READ_FIRST + + + C_WRITE_WIDTH_A + 72 + + + C_READ_WIDTH_A + 72 + + + C_WRITE_DEPTH_A + 512 + + + C_READ_DEPTH_A + 512 + + + C_ADDRA_WIDTH + 9 + + + C_HAS_RSTB + 0 + + + C_RST_PRIORITY_B + CE + + + C_RSTRAM_B + 0 + + + C_INITB_VAL + 0 + + + C_HAS_ENB + 1 + + + C_HAS_REGCEB + 0 + + + C_USE_BYTE_WEB + 1 + + + C_WEB_WIDTH + 8 + + + C_WRITE_MODE_B + READ_FIRST + + + C_WRITE_WIDTH_B + 72 + + + C_READ_WIDTH_B + 72 + + + C_WRITE_DEPTH_B + 512 + + + C_READ_DEPTH_B + 512 + + + C_ADDRB_WIDTH + 9 + + + C_HAS_MEM_OUTPUT_REGS_A + 0 + + + C_HAS_MEM_OUTPUT_REGS_B + 0 + + + C_HAS_MUX_OUTPUT_REGS_A + 0 + + + C_HAS_MUX_OUTPUT_REGS_B + 0 + + + C_MUX_PIPELINE_STAGES + 0 + + + C_HAS_SOFTECC_INPUT_REGS_A + 0 + + + C_HAS_SOFTECC_OUTPUT_REGS_B + 0 + + + C_USE_SOFTECC + 0 + + + C_USE_ECC + 0 + + + C_EN_ECC_PIPE + 0 + + + C_HAS_INJECTERR + 0 + + + C_SIM_COLLISION_CHECK + ALL + + + C_COMMON_CLK + 1 + + + C_DISABLE_WARN_BHV_COLL + 0 + + + C_EN_SLEEP_PIN + 0 + + + C_USE_URAM + 0 + + + C_EN_RDADDRA_CHG + 0 + + + C_EN_RDADDRB_CHG + 0 + + + C_EN_DEEPSLEEP_PIN + 0 + + + C_EN_SHUTDOWN_PIN + 0 + + + C_EN_SAFETY_CKT + 0 + + + C_DISABLE_WARN_BHV_RANGE + 0 + + + C_COUNT_36K_BRAM + 1 + + + C_COUNT_18K_BRAM + 0 + + + C_EST_POWER_SUMMARY + Estimated Power for IP : 2.618 mW + + + + + + choice_list_5453281d + Native + AXI4 + + + choice_list_5f2d7eda + 16kx1 + 8kx2 + 4kx4 + 2kx9 + 1kx18 + 512x36 + 256x72 + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_89a27b2f + 8 + 9 + + + choice_list_c8df20f0 + NONE + ECCH32-7 + ECCH64-8 + ECCHSIAO32-7 + ECCHSIAO64-8 + ECCHSIAO128-9 + + + choice_list_e9412e2c + BRAM + URAM + + + choice_list_f92be8b1 + 18 + 36 + 72 + 144 + 288 + + + choice_pairs_07c32259 + WRITE_FIRST + READ_FIRST + NO_CHANGE + + + choice_pairs_27c66b0d + Stand_Alone + BRAM_Controller + + + choice_pairs_2adcaf32 + SYNC + ASYNC + + + choice_pairs_2d73cdeb + Always_Enabled + Use_ENB_Pin + + + choice_pairs_3949ecbf + Always_Enabled + Use_ENA_Pin + + + choice_pairs_3e9ce7ae + Minimum_Area + Low_Power + Fixed_Primitives + + + choice_pairs_44b9b2d1 + ALL + NONE + WARNING_ONLY + GENERATE_X_ONLY + + + choice_pairs_63de7f78 + CE + SR + + + choice_pairs_716d2fba + Single_Bit_Error_Injection + Double_Bit_Error_Injection + Single_and_Double_Bit_Error_Injection + + + choice_pairs_b91edaa2 + Memory_Slave + Peripheral_Slave + + + choice_pairs_c1013cbe + No_ECC + Soft_ECC + BuiltIn_ECC + + + choice_pairs_e4c322cb + AXI4_Full + AXI4_Lite + + + choice_pairs_e932d933 + Single_Port_RAM + Simple_Dual_Port_RAM + True_Dual_Port_RAM + Single_Port_ROM + Dual_Port_ROM + + + choice_pairs_eab86dfe + READ_FIRST + + + The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement. It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write port widths, as well as cores which can perform simultaneous write operations to separate locations, and simultaneous read operations from the same location. For more information on differences in interface and feature support between this core and the Dual Port Block Memory and Single Port Block Memory LogiCOREs, please consult the data sheet. + + + Component_Name + xdma_v4_1_1_blk_mem_64_noreg_be + + + + true + + + + + + Interface_Type + Native + + + + true + + + + + + AXI_Type + AXI4_Full + + + + true + + + + + + AXI_Slave_Type + Memory_Slave + + + + true + + + + + + Use_AXI_ID + false + + + + false + + + + + + AXI_ID_Width + 4 + + + + false + + + + + + Memory_Type + Simple_Dual_Port_RAM + + + + true + + + + + + PRIM_type_to_Implement + BRAM + + + + true + + + + + + Enable_32bit_Address + false + + + + true + + + + + + ecctype + No_ECC + + + + true + + + + + + ECC + false + + + + true + + + + + + softecc + false + + + + true + + + + + + EN_SLEEP_PIN + false + + + + true + + + + + + EN_DEEPSLEEP_PIN + false + + + + false + + + + + + EN_SHUTDOWN_PIN + false + + + + false + + + + + + EN_ECC_PIPE + false + + + + false + + + + + + RD_ADDR_CHNG_A + false + + + + true + + + + + + RD_ADDR_CHNG_B + false + + + + false + + + + + + Use_Error_Injection_Pins + false + + + + false + + + + + + Error_Injection_Type + Single_Bit_Error_Injection + + + + false + + + + + + Use_Byte_Write_Enable + true + + + + true + + + + + + Byte_Size + 9 + + + + true + + + + + + Algorithm + Minimum_Area + + + + true + + + + + + Primitive + 8kx2 + + + + false + + + + + + Assume_Synchronous_Clk + true + + + + true + + + + + + Write_Width_A + 72 + + + + true + + + + + + Write_Depth_A + 512 + + + + true + + + + + + Read_Width_A + 72 + + + + false + + + + + + Operating_Mode_A + READ_FIRST + + + + true + + + + + + Enable_A + Use_ENA_Pin + + + + true + + + + + + Write_Width_B + 72 + + + + true + + + + + + Read_Width_B + 72 + + + + true + + + + + + Operating_Mode_B + READ_FIRST + + + + false + + + + + + Enable_B + Use_ENB_Pin + + + + true + + + + + + Register_PortA_Output_of_Memory_Primitives + false + + + + false + + + + + + Register_PortA_Output_of_Memory_Core + false + + + + false + + + + + + Use_REGCEA_Pin + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortB_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEB_Pin + false + + + + false + + + + + + register_porta_input_of_softecc + false + + + + false + + + + + + register_portb_output_of_softecc + false + + + + false + + + + + + Pipeline_Stages + 0 + + + + false + + + + + + Load_Init_File + false + + + + true + + + + + + Coe_File + no_coe_file_loaded + + + + false + + + + + + Fill_Remaining_Memory_Locations + false + + + + true + + + + + + Remaining_Memory_Locations + 0 + + + + false + + + + + + Use_RSTA_Pin + false + + + + false + + + + + + Reset_Memory_Latch_A + false + + + + false + + + + + + Reset_Priority_A + CE + + + + false + + + + + + Output_Reset_Value_A + 0 + + + + false + + + + + + Use_RSTB_Pin + false + + + + true + + + + + + Reset_Memory_Latch_B + false + + + + false + + + + + + Reset_Priority_B + CE + + + + false + + + + + + Output_Reset_Value_B + 0 + + + + false + + + + + + Reset_Type + SYNC + + + + false + + + + + + Additional_Inputs_for_Power_Estimation + false + + + + true + + + + + + Port_A_Clock + 100 + + + + true + + + + + + Port_A_Write_Rate + 50 + + + + true + + + + + + Port_B_Clock + 100 + + + + true + + + + + + Port_B_Write_Rate + 0 + + + + false + + + + + + Port_A_Enable_Rate + 100 + + + + true + + + + + + Port_B_Enable_Rate + 100 + + + + true + + + + + + Collision_Warnings + ALL + + + + true + + + + + + Disable_Collision_Warnings + false + + + + true + + + + + + Disable_Out_of_Range_Warnings + false + + + + true + + + + + + use_bram_block + Stand_Alone + + + + true + + + + + + MEM_FILE + no_mem_loaded + + + + true + + + + + + CTRL_ECC_ALGO + NONE + + + + true + + + + + + EN_SAFETY_CKT + false + + + + false + + + + + + + + Block Memory Generator + + XPM_MEMORY + + 1 + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/xdma.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/xdma.xci new file mode 100644 index 0000000..5ef8544 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/xdma.xci @@ -0,0 +1,1786 @@ + + + xilinx.com + xci + unknown + 1.0 + + + xdma + + + 512M + 1048576 + 1048576 + 1048576 + 1048576 + 1048576 + 1048576 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + 0.000 + + 0.000 + + + + 0.000 + + + 0.000 + + + + 0.000 + + + + 100000000 + 0.000 + + + + 100000000 + 0.000 + + 0.000 + + 0.000 + + NONE + 100000000 + 0.000 + + NONE + 100000000 + 0.000 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 0 + undef + 0.000 + 32 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + ACTIVE_LOW + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + + 100000000 + 1 + 1 + 1 + 0 + undef + 0.000 + 32 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + + 100000000 + 0 + 0 + 0 + 0 + undef + 0.000 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + FALSE + 0x0D + 0x0 + 0x00000 + 0x0D + 0x0 + 0 + FALSE + 64 + 256 + FALSE + FALSE + 0 + 7 + 0x00 + 0x00 + 0x00 + 0x00 + 0x01 + 0x00 + 0x00 + 0x00 + 0x0F + FALSE + FALSE + FALSE + TRUE + xdma_0 + 2 + 0x000 + FALSE + 1 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 1 + 0x00001000 + 1 + 1 + 0 + FALSE + virtexuplus + 1 + 0x00001FFF + 1 + 1 + 0x100 + 1 + 0 + 0 + 4 + 8 + 16 + 1 + 0 + 0 + 0 + 0 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0 + FALSE + 0x000 + 0 + 4 + 8 + 8 + 0 + 0xE + 0xF + 0x3 + 0x128 + false + 0 + FALSE + FALSE + 1 + 0 + 0 + 1 + 0 + 0 + 0 + FALSE + false + FALSE + FALSE + TRUE + TRUE + FALSE + FALSE + FALSE + TRUE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + false + TRUE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + false + false + FALSE + FALSE + 0 + 0 + 0 + 0 + 0 + 1 + TRUE + 2 + 1 + 0x0F + Add-in_Card + 1 + 0 + FALSE + NONE + 0 + FALSE + FALSE + TRUE + 0 + FALSE + 0 + 0 + 0 + 0 + false + 6 + 8 + 0 + FALSE + 0x0A + 0x4 + 0x05 + 0x0 + 0x05 + 0x0 + 0x05 + 0x0 + 0x05 + 0x0 + 0x05 + 0x0 + 0x070001 + 0x9038 + 0x1 + 0 + 0x00 + 0x0007 + 0x10EE + 0x10EE + 0x12 + 0x4 + 0x0A + 0x0 + 0x0A + 0x6 + 0x0A + 0x0 + 0x0A + 0x6 + 0x0A + 0x0 + 0x070001 + 0x9111 + 0 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x00 + 0x0007 + 0x10EE + 0x10EE + 0x9211 + 0x00 + 0x0007 + 0x9311 + 0x00 + 0x0007 + FALSE + 2 + false + 2 + 4 + 8 + true + FALSE + FALSE + FALSE + FALSE + 0 + 0 + FALSE + 0 + GTY_Quad_227 + 1 + false + false + false + false + false + false + Pre-Production + FALSE + FALSE + 0 + false + 0 + FALSE + TRUE + 2 + FALSE + FALSE + FALSE + 0x00 + 0x00 + 0x00 + 0x00 + 0x01 + 0x01 + 0x01 + 0x01 + FALSE + FALSE + FALSE + FALSE + FALSE + FALSE + 0x09 + FALSE + FALSE + FALSE + 0 + 0x4 + FALSE + FALSE + 256 + 1 + xdma_pcie_64bit_en + 1 + 32 + FALSE + FALSE + 1 + 16 + None + true + 0x00001000 + xdma + 0x00001FFF + 15 + None + Custom + 9038 + BAR_0 + 00000000 + BAR_0 + 00000000 + 000 + 00 + 0 + 0 + 0000 + 00000553 + 0000 + 0007 + 10EE + 0007 + NONE + BAR_0 + 00000000 + BAR_0 + 00000000 + 000 + 1_vector + 00 + 00 + 0 + 1 + 0 + 0001 + 00000553 + 0000 + 0007 + 0007 + 10EE + 10EE + false + 9038 + NONE + BAR_0 + 00000000 + BAR_0 + 00000000 + 000 + 1_vector + 00 + 00 + 0 + 1 + 0 + 0002 + 00000553 + 0000 + 0007 + 0007 + 10EE + 10EE + false + 9038 + NONE + BAR_0 + 00000000 + BAR_0 + 00000000 + 000 + 1_vector + 00 + 00 + 0 + 1 + 0 + 0003 + 00000553 + 0000 + 0007 + 0007 + 10EE + 10EE + false + 4 + 0 + 0 + false + 1 + Custom + 1 + false + false + false + false + false + false + false + No_ASPM + false + 64 + false + false + 256_bit + 4 + false + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 1 + false + false + false + Megabytes + 1 + 0 + false + Megabytes + 1 + 250 + 27FFF + false + 1 + 0 + 0 + 0 + 0 + 0 + BAR_0 + 7 + false + false + 1 + 8 + 8 + false + 8 + 8 + false + false + true + 50ms + true + true + 500 + true + false + PCI_Express_Endpoint_device + false + false + User_Reset + Internal + 0000 + 0000 + 0000 + 0000 + false + true + true + true + false + false + false + false + false + false + false + false + false + false + false + false + FALSE + False + FALSE + 0000 + FALSE + false + false + false + false + False + false + false + false + false + 100_MHz + DMA + true + false + 2 + 1 + 1 + true + Add-in_Card + true + false + None + Basic + FALSE + HARD + false + 1 + false + None + X1Y2 + true + FALSE + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x00000000 + 0x0000000000000000 + 0x0000000000000000 + false + false + false + false + false + false + false + false + true + true + false + false + Kilobytes + Kilobytes + 128 + 128 + Memory + DMA + false + false + false + false + false + false + Kilobytes + Kilobytes + 4 + 128 + Memory + N/A + false + false + false + false + false + false + Kilobytes + Kilobytes + 4 + 128 + Memory + N/A + false + false + false + false + false + false + Kilobytes + Kilobytes + 4 + 128 + Memory + N/A + false + false + false + false + false + false + Kilobytes + Kilobytes + 4 + 128 + Memory + N/A + false + false + false + false + false + Kilobytes + Kilobytes + 4 + 128 + Memory + N/A + Simple_communication_controllers + Memory_controller + 070001 + 07 + 05 + 01 + 00 + 058000 + 00 + 80 + 9038 + false + Kilobytes + 2 + N/A + INTA + true + 1_vector + true + BAR_0 + 00000000 + BAR_0 + 00000000 + 000 + false + false + Internal + false + 00 + false + true + false + Kilobytes + 2 + DMA + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + 1 + 16450_compatible_serial_controller + Other_memory_controller + 0007 + 10EE + 10EE + false + false + false + true + true + false + false + Megabytes + Kilobytes + 32 + 128 + Memory + DMA + false + false + true + false + false + false + Kilobytes + Kilobytes + 128 + 128 + Memory + N/A + true + false + true + false + false + false + Kilobytes + Kilobytes + 128 + 128 + Memory + N/A + false + false + false + false + false + false + Kilobytes + Kilobytes + 128 + 128 + Memory + N/A + true + false + true + false + false + false + Kilobytes + Kilobytes + 128 + 128 + Memory + N/A + false + false + false + false + Kilobytes + Kilobytes + 128 + 128 + Memory + N/A + Simple_communication_controllers + Memory_controller + 070001 + 07 + 05 + 01 + 00 + 058000 + 00 + 80 + 1041 + false + Kilobytes + 2 + N/A + false + BAR_0 + 00009FE0 + BAR_0 + 00009000 + 020 + false + false + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + false + true + false + Kilobytes + 2 + DMA + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + 16450_compatible_serial_controller + Other_memory_controller + 10EE + 10EE + false + false + false + true + true + false + false + Kilobytes + Kilobytes + 128 + 128 + Memory + DMA + false + false + true + false + false + false + Kilobytes + Kilobytes + 128 + 128 + Memory + N/A + false + false + true + false + false + false + Kilobytes + Kilobytes + 128 + 128 + Memory + N/A + false + false + true + false + false + false + Kilobytes + Kilobytes + 128 + 128 + Memory + N/A + false + false + true + false + false + false + Kilobytes + Kilobytes + 128 + 128 + Memory + N/A + true + false + false + false + Kilobytes + Kilobytes + 128 + 128 + Memory + N/A + Memory_controller + Memory_controller + 058000 + 05 + 05 + 00 + 00 + 058000 + 80 + 80 + 1040 + false + Kilobytes + 2 + N/A + false + false + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + false + true + false + Kilobytes + 2 + DMA + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + Other_memory_controller + Other_memory_controller + 10EE + false + false + false + true + true + false + false + Kilobytes + Kilobytes + 128 + 128 + Memory + DMA + false + false + true + false + false + false + Kilobytes + Kilobytes + 128 + 128 + Memory + N/A + false + false + true + false + false + false + Kilobytes + Kilobytes + 128 + 128 + Memory + N/A + false + false + true + false + false + false + Kilobytes + Kilobytes + 128 + 128 + Memory + N/A + false + false + true + false + false + false + Kilobytes + Kilobytes + 128 + 128 + Memory + N/A + true + false + false + false + Kilobytes + Kilobytes + 128 + 128 + Memory + N/A + Memory_controller + Memory_controller + 058000 + 05 + 05 + 00 + 00 + 058000 + 80 + 80 + 1039 + false + Kilobytes + 2 + N/A + false + false + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + 0x0000000000000000 + false + true + false + Kilobytes + 2 + DMA + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + false + false + false + Kilobytes + 2 + N/A + Other_memory_controller + Other_memory_controller + 10EE + 2 + false + 8.0_GT/s + X8 + QPLL1 + 100_MHz + false + Default + 4 + GTY_Quad_227 + false + Pre-Production + false + false + ACTIVE_LOW + 14 + 15 + 3 + 15 + 15 + 1 + Disabled + Disabled + false + false + false + false + 10EE + false + false + AXI_Stream + false + false + true + false + 1 + false + false + 1 + 32 + Kilobytes + 64 + false + false + 1 + 16 + None + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 1 + TRUE + . + + . + 2018.2 + OUT_OF_CONTEXT + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/xdma.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/xdma.xml new file mode 100644 index 0000000..3a70890 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/xdma/xdma.xml @@ -0,0 +1,56296 @@ + + + xilinx.com + customized_ip + xdma + 1.0 + + + CLK.SYS_CLK + + + + + + + CLK + + + sys_clk + + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + true + + + + + + CLK.sys_clk_gt + CLK.sys_clk_gt + sys_clk_gt interface + + + + + + + CLK + + + sys_clk_gt + + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + true + + + + + + CLK.axi_aclk + + + + + + + CLK + + + axi_aclk + + + + + + ASSOCIATED_BUSIF + M_AXI:S_AXI_B:M_AXI_LITE:S_AXI_LITE:s_axil_dvsec:s_axil_bram:s_axil_ats:M_AXI_BYPASS:M_AXI_B:S_AXIS_C2H_0:S_AXIS_C2H_1:S_AXIS_C2H_2:S_AXIS_C2H_3:M_AXIS_H2C_0:M_AXIS_H2C_1:M_AXIS_H2C_2:M_AXIS_H2C_3:sc0_ats_m_axis_cq:sc0_ats_m_axis_rc:sc0_ats_s_axis_cc:sc0_ats_s_axis_rq:sc1_ats_m_axis_cq:sc1_ats_m_axis_rc:sc1_ats_s_axis_cc:sc1_ats_s_axis_rq + + + ASSOCIATED_RESET + axi_aresetn + + + FREQ_HZ + 125000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + CLK.axi_ctl_aclk + + + + + + + CLK + + + axi_ctl_aclk + + + + + + ASSOCIATED_BUSIF + S_AXI_LITE + + + FREQ_HZ + 125000000 + + + ASSOCIATED_RESET + axi_ctl_aresetn + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + + false + + + + + + RST.axi_aresetn + RST.axi_aresetn + axi_aresetn interface + + + + + + + RST + + + axi_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + RST.sys_rst_n + RST.sys_rst_n + sys_rst interface + + + + + + + RST + + + sys_rst_n + + + + + + BOARD.ASSOCIATED_PARAM + SYS_RST_N_BOARD_INTERFACE + + + + required + + + + + + TYPE + PCIE_PERST + + + POLARITY + ACTIVE_LOW + + + none + + + + + + + RST.axi_ctl_aresetn + RST.axi_ctl_aresetn + axi_ctl_aresetn interface + + + + + + + RST + + + axi_ctl_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + + false + + + + + + INTERRUPT.interrupt_out + INTERRUPT.interrupt_out + Interrupt interface + + + + + + + INTERRUPT + + + interrupt_out + + + + + + SENSITIVITY + LEVEL_HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.interrupt_out_msi_vec0to31 + INTERRUPT.interrupt_out_msi_vec0to31 + Interrupt interface + + + + + + + INTERRUPT + + + interrupt_out_msi_vec0to31 + + + + + + SENSITIVITY + LEVEL_HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.interrupt_out_msi_vec32to63 + INTERRUPT.interrupt_out_msi_vec32to63 + Interrupt interface + + + + + + + INTERRUPT + + + interrupt_out_msi_vec32to63 + + + + + + SENSITIVITY + LEVEL_HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.rd_interrupt + INTERRUPT.rd_interrupt + Interrupt interface + + + + + + + INTERRUPT + + + rd_interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.wr_interrupt + INTERRUPT.wr_interrupt + Interrupt interface + + + + + + + INTERRUPT + + + wr_interrupt + + + + + + SENSITIVITY + LEVEL_HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + INTERRUPT.ats_pri_en + INTERRUPT.ats_pri_en + Interrupt interface + + + + + + + INTERRUPT + + + ats_pri_en + + + + + + SENSITIVITY + LEVEL_HIGH + + + PortWidth + 1 + + + none + + + + + + + + false + + + + + + CLK.user_clk + CLK.user_clk + user_clk interface + + + + + + + CLK + + + user_clk_sd + + + + + + ASSOCIATED_BUSIF + m_axis_cq:s_axis_cc:s_axis_rq:m_axis_rc + + + FREQ_HZ + 250000000 + + + ASSOCIATED_RESET + user_reset + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + + false + + + + + + CLK.core_clk + CLK.core_clk + core_clk interface + + + + + + + CLK + + + core_clk + + + + + + FREQ_HZ + 500000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + CLK.gt_drp_clk + CLK.gt_drp_clk + gt_drp_clk interface + + + + + + + CLK + + + gt_drp_clk + + + + + + FREQ_HZ + 125000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_BUSIF + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + RST.user_reset + RST.user_reset + user_reset interface + + + + + + + RST + + + user_reset_sd + + + + + + POLARITY + ACTIVE_HIGH + + + + + M_AXI + + + + + + + + + ARADDR + + + m_axi_araddr + + + + + ARBURST + + + m_axi_arburst + + + + + ARCACHE + + + m_axi_arcache + + + + + ARID + + + m_axi_arid + + + + + ARLEN + + + m_axi_arlen + + + + + ARLOCK + + + m_axi_arlock + + + + + ARPROT + + + m_axi_arprot + + + + + ARREADY + + + m_axi_arready + + + + + ARSIZE + + + m_axi_arsize + + + + + ARVALID + + + m_axi_arvalid + + + + + AWADDR + + + m_axi_awaddr + + + + + AWBURST + + + m_axi_awburst + + + + + AWCACHE + + + m_axi_awcache + + + + + AWID + + + m_axi_awid + + + + + AWLEN + + + m_axi_awlen + + + + + AWLOCK + + + m_axi_awlock + + + + + AWPROT + + + m_axi_awprot + + + + + AWREADY + + + m_axi_awready + + + + + AWSIZE + + + m_axi_awsize + + + + + AWVALID + + + m_axi_awvalid + + + + + BID + + + m_axi_bid + + + + + BREADY + + + m_axi_bready + + + + + BRESP + + + m_axi_bresp + + + + + BVALID + + + m_axi_bvalid + + + + + RDATA + + + m_axi_rdata + + + + + RID + + + m_axi_rid + + + + + RLAST + + + m_axi_rlast + + + + + RREADY + + + m_axi_rready + + + + + RRESP + + + m_axi_rresp + + + + + RUSER + + + m_axi_ruser + + + + + RVALID + + + m_axi_rvalid + + + + + WDATA + + + m_axi_wdata + + + + + WLAST + + + m_axi_wlast + + + + + WREADY + + + m_axi_wready + + + + + WSTRB + + + m_axi_wstrb + + + + + WUSER + + + m_axi_wuser + + + + + WVALID + + + m_axi_wvalid + + + + + + SUPPORTS_NARROW_BURST + 0 + + + HAS_BURST + 0 + + + HAS_BURST.VALUE_SRC + CONSTANT + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + S_AXI_B + + + + + + + + + ARADDR + + + s_axib_araddr + + + + + ARBURST + + + s_axib_arburst + + + + + ARID + + + s_axib_arid + + + + + ARLEN + + + s_axib_arlen + + + + + ARREADY + + + s_axib_arready + + + + + ARREGION + + + s_axib_arregion + + + + + ARSIZE + + + s_axib_arsize + + + + + ARVALID + + + s_axib_arvalid + + + + + AWADDR + + + s_axib_awaddr + + + + + AWBURST + + + s_axib_awburst + + + + + AWID + + + s_axib_awid + + + + + AWLEN + + + s_axib_awlen + + + + + AWREADY + + + s_axib_awready + + + + + AWREGION + + + s_axib_awregion + + + + + AWSIZE + + + s_axib_awsize + + + + + AWVALID + + + s_axib_awvalid + + + + + BID + + + s_axib_bid + + + + + BREADY + + + s_axib_bready + + + + + BRESP + + + s_axib_bresp + + + + + BVALID + + + s_axib_bvalid + + + + + RDATA + + + s_axib_rdata + + + + + RID + + + s_axib_rid + + + + + RLAST + + + s_axib_rlast + + + + + RREADY + + + s_axib_rready + + + + + RRESP + + + s_axib_rresp + + + + + RUSER + + + s_axib_ruser + + + + + RVALID + + + s_axib_rvalid + + + + + WDATA + + + s_axib_wdata + + + + + WLAST + + + s_axib_wlast + + + + + WREADY + + + s_axib_wready + + + + + WSTRB + + + s_axib_wstrb + + + + + WUSER + + + s_axib_wuser + + + + + WVALID + + + s_axib_wvalid + + + + + + NUM_READ_OUTSTANDING + 8 + + + NUM_WRITE_OUTSTANDING + 8 + + + SUPPORTS_NARROW_BURST + 0 + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + M_AXI_BYPASS + + + + + + + + + ARADDR + + + m_axib_araddr + + + + + ARBURST + + + m_axib_arburst + + + + + ARCACHE + + + m_axib_arcache + + + + + ARID + + + m_axib_arid + + + + + ARLEN + + + m_axib_arlen + + + + + ARLOCK + + + m_axib_arlock + + + + + ARPROT + + + m_axib_arprot + + + + + ARREADY + + + m_axib_arready + + + + + ARSIZE + + + m_axib_arsize + + + + + ARUSER + + + m_axib_aruser + + + + + ARVALID + + + m_axib_arvalid + + + + + AWADDR + + + m_axib_awaddr + + + + + AWBURST + + + m_axib_awburst + + + + + AWCACHE + + + m_axib_awcache + + + + + AWID + + + m_axib_awid + + + + + AWLEN + + + m_axib_awlen + + + + + AWLOCK + + + m_axib_awlock + + + + + AWPROT + + + m_axib_awprot + + + + + AWREADY + + + m_axib_awready + + + + + AWSIZE + + + m_axib_awsize + + + + + AWUSER + + + m_axib_awuser + + + + + AWVALID + + + m_axib_awvalid + + + + + BID + + + m_axib_bid + + + + + BREADY + + + m_axib_bready + + + + + BRESP + + + m_axib_bresp + + + + + BVALID + + + m_axib_bvalid + + + + + RDATA + + + m_axib_rdata + + + + + RID + + + m_axib_rid + + + + + RLAST + + + m_axib_rlast + + + + + RREADY + + + m_axib_rready + + + + + RRESP + + + m_axib_rresp + + + + + RUSER + + + m_axib_ruser + + + + + RVALID + + + m_axib_rvalid + + + + + WDATA + + + m_axib_wdata + + + + + WLAST + + + m_axib_wlast + + + + + WREADY + + + m_axib_wready + + + + + WSTRB + + + m_axib_wstrb + + + + + WUSER + + + m_axib_wuser + + + + + WVALID + + + m_axib_wvalid + + + + + + NUM_READ_OUTSTANDING + 8 + + + NUM_WRITE_OUTSTANDING + 8 + + + SUPPORTS_NARROW_BURST + 0 + + + NUM_READ_THREADS + 2 + + + NUM_WRITE_THREADS + 2 + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + M_AXI_B + + + + + + + + + ARADDR + + + m_axib_araddr + + + + + ARBURST + + + m_axib_arburst + + + + + ARCACHE + + + m_axib_arcache + + + + + ARID + + + m_axib_arid + + + + + ARLEN + + + m_axib_arlen + + + + + ARLOCK + + + m_axib_arlock + + + + + ARPROT + + + m_axib_arprot + + + + + ARREADY + + + m_axib_arready + + + + + ARSIZE + + + m_axib_arsize + + + + + ARUSER + + + m_axib_aruser + + + + + ARVALID + + + m_axib_arvalid + + + + + AWADDR + + + m_axib_awaddr + + + + + AWBURST + + + m_axib_awburst + + + + + AWCACHE + + + m_axib_awcache + + + + + AWID + + + m_axib_awid + + + + + AWLEN + + + m_axib_awlen + + + + + AWLOCK + + + m_axib_awlock + + + + + AWPROT + + + m_axib_awprot + + + + + AWREADY + + + m_axib_awready + + + + + AWSIZE + + + m_axib_awsize + + + + + AWUSER + + + m_axib_awuser + + + + + AWVALID + + + m_axib_awvalid + + + + + BID + + + m_axib_bid + + + + + BREADY + + + m_axib_bready + + + + + BRESP + + + m_axib_bresp + + + + + BVALID + + + m_axib_bvalid + + + + + RDATA + + + m_axib_rdata + + + + + RID + + + m_axib_rid + + + + + RLAST + + + m_axib_rlast + + + + + RREADY + + + m_axib_rready + + + + + RRESP + + + m_axib_rresp + + + + + RVALID + + + m_axib_rvalid + + + + + WDATA + + + m_axib_wdata + + + + + WLAST + + + m_axib_wlast + + + + + WREADY + + + m_axib_wready + + + + + WSTRB + + + m_axib_wstrb + + + + + WVALID + + + m_axib_wvalid + + + + + + SUPPORTS_NARROW_BURST + 0 + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + M_AXI_LITE + + + + + + + + + ARADDR + + + m_axil_araddr + + + + + ARPROT + + + m_axil_arprot + + + + + ARREADY + + + m_axil_arready + + + + + ARUSER + + + m_axil_aruser + + + + + ARVALID + + + m_axil_arvalid + + + + + AWADDR + + + m_axil_awaddr + + + + + AWPROT + + + m_axil_awprot + + + + + AWREADY + + + m_axil_awready + + + + + AWUSER + + + m_axil_awuser + + + + + AWVALID + + + m_axil_awvalid + + + + + BREADY + + + m_axil_bready + + + + + BRESP + + + m_axil_bresp + + + + + BVALID + + + m_axil_bvalid + + + + + RDATA + + + m_axil_rdata + + + + + RREADY + + + m_axil_rready + + + + + RRESP + + + m_axil_rresp + + + + + RVALID + + + m_axil_rvalid + + + + + WDATA + + + m_axil_wdata + + + + + WREADY + + + m_axil_wready + + + + + WSTRB + + + m_axil_wstrb + + + + + WVALID + + + m_axil_wvalid + + + + + + NUM_READ_OUTSTANDING + 1 + + + NUM_WRITE_OUTSTANDING + 1 + + + SUPPORTS_NARROW_BURST + 0 + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + S_AXI_LITE + + + + + + + + + ARADDR + + + s_axil_araddr + + + + + ARPROT + + + s_axil_arprot + + + + + ARREADY + + + s_axil_arready + + + + + ARVALID + + + s_axil_arvalid + + + + + AWADDR + + + s_axil_awaddr + + + + + AWPROT + + + s_axil_awprot + + + + + AWREADY + + + s_axil_awready + + + + + AWVALID + + + s_axil_awvalid + + + + + BREADY + + + s_axil_bready + + + + + BRESP + + + s_axil_bresp + + + + + BVALID + + + s_axil_bvalid + + + + + RDATA + + + s_axil_rdata + + + + + RREADY + + + s_axil_rready + + + + + RRESP + + + s_axil_rresp + + + + + RVALID + + + s_axil_rvalid + + + + + WDATA + + + s_axil_wdata + + + + + WREADY + + + s_axil_wready + + + + + WSTRB + + + s_axil_wstrb + + + + + WVALID + + + s_axil_wvalid + + + + + + NUM_READ_OUTSTANDING + 1 + + + NUM_WRITE_OUTSTANDING + 1 + + + SUPPORTS_NARROW_BURST + 0 + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + S_AXIS_C2H_0 + S_AXIS_C2H_0 + + + + + + + TDATA + + + s_axis_c2h_tdata_0 + + + + + TKEEP + + + s_axis_c2h_tkeep_0 + + + + + TLAST + + + s_axis_c2h_tlast_0 + + + + + TREADY + + + s_axis_c2h_tready_0 + + + + + TUSER + + + s_axis_c2h_tuser_0 + + + + + TVALID + + + s_axis_c2h_tvalid_0 + + + + + + TDATA_NUM_BYTES + 32 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 1 + + + none + + + + + HAS_TLAST + 1 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + true + + + + + + M_AXIS_H2C_0 + M_AXIS_H2C_0 + + + + + + + TDATA + + + m_axis_h2c_tdata_0 + + + + + TKEEP + + + m_axis_h2c_tkeep_0 + + + + + TLAST + + + m_axis_h2c_tlast_0 + + + + + TREADY + + + m_axis_h2c_tready_0 + + + + + TUSER + + + m_axis_h2c_tuser_0 + + + + + TVALID + + + m_axis_h2c_tvalid_0 + + + + + + TDATA_NUM_BYTES + 32 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 1 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 1 + + + none + + + + + HAS_TLAST + 1 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + true + + + + + + S_AXIS_C2H_1 + S_AXIS_C2H_1 + + + + + + + TDATA + + + s_axis_c2h_tdata_1 + + + + + TKEEP + + + s_axis_c2h_tkeep_1 + + + + + TLAST + + + s_axis_c2h_tlast_1 + + + + + TREADY + + + s_axis_c2h_tready_1 + + + + + TUSER + + + s_axis_c2h_tuser_1 + + + + + TVALID + + + s_axis_c2h_tvalid_1 + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M_AXIS_H2C_1 + M_AXIS_H2C_1 + + + + + + + TDATA + + + m_axis_h2c_tdata_1 + + + + + TKEEP + + + m_axis_h2c_tkeep_1 + + + + + TLAST + + + m_axis_h2c_tlast_1 + + + + + TREADY + + + m_axis_h2c_tready_1 + + + + + TUSER + + + m_axis_h2c_tuser_1 + + + + + TVALID + + + m_axis_h2c_tvalid_1 + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S_AXIS_C2H_2 + S_AXIS_C2H_2 + + + + + + + TDATA + + + s_axis_c2h_tdata_2 + + + + + TKEEP + + + s_axis_c2h_tkeep_2 + + + + + TLAST + + + s_axis_c2h_tlast_2 + + + + + TREADY + + + s_axis_c2h_tready_2 + + + + + TUSER + + + s_axis_c2h_tuser_2 + + + + + TVALID + + + s_axis_c2h_tvalid_2 + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M_AXIS_H2C_2 + M_AXIS_H2C_2 + + + + + + + TDATA + + + m_axis_h2c_tdata_2 + + + + + TKEEP + + + m_axis_h2c_tkeep_2 + + + + + TLAST + + + m_axis_h2c_tlast_2 + + + + + TREADY + + + m_axis_h2c_tready_2 + + + + + TUSER + + + m_axis_h2c_tuser_2 + + + + + TVALID + + + m_axis_h2c_tvalid_2 + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + S_AXIS_C2H_3 + S_AXIS_C2H_3 + + + + + + + TDATA + + + s_axis_c2h_tdata_3 + + + + + TKEEP + + + s_axis_c2h_tkeep_3 + + + + + TLAST + + + s_axis_c2h_tlast_3 + + + + + TREADY + + + s_axis_c2h_tready_3 + + + + + TUSER + + + s_axis_c2h_tuser_3 + + + + + TVALID + + + s_axis_c2h_tvalid_3 + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + M_AXIS_H2C_3 + M_AXIS_H2C_3 + + + + + + + TDATA + + + m_axis_h2c_tdata_3 + + + + + TKEEP + + + m_axis_h2c_tkeep_3 + + + + + TLAST + + + m_axis_h2c_tlast_3 + + + + + TREADY + + + m_axis_h2c_tready_3 + + + + + TUSER + + + m_axis_h2c_tuser_3 + + + + + TVALID + + + m_axis_h2c_tvalid_3 + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + m_axis_cq + m_axis_cq + The Completer Request interface is used to transmit Completion TLP's to the Client Application + + + + + + + TDATA + + + m_axis_cq_tdata_sd + + + + + TKEEP + + + m_axis_cq_tkeep_sd + + + + + TLAST + + + m_axis_cq_tlast_sd + + + + + TREADY + + + m_axis_cq_tready_sd + + + + + TUSER + + + m_axis_cq_tuser_sd + + + + + TVALID + + + m_axis_cq_tvalid_sd + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + s_axis_cc + s_axis_cc + The Completer Completion Interface is used to transmit Completion TLP's + + + + + + + TDATA + + + s_axis_cc_tdata_sd + + + + + TKEEP + + + s_axis_cc_tkeep_sd + + + + + TLAST + + + s_axis_cc_tlast_sd + + + + + TREADY + + + s_axis_cc_tready_sd + + + + + TUSER + + + s_axis_cc_tuser_sd + + + + + TVALID + + + s_axis_cc_tvalid_sd + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + s_axis_rq + s_axis_rq + The Requestor Request interface received requests TLP's from the Client Application + + + + + + + TDATA + + + s_axis_rq_tdata_sd + + + + + TKEEP + + + s_axis_rq_tkeep_sd + + + + + TLAST + + + s_axis_rq_tlast_sd + + + + + TREADY + + + s_axis_rq_tready_sd + + + + + TUSER + + + s_axis_rq_tuser_sd + + + + + TVALID + + + s_axis_rq_tvalid_sd + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + m_axis_rc + m_axis_rc + The Requestor Completer interface transmits completions to the client application + + + + + + + TDATA + + + m_axis_rc_tdata_sd + + + + + TKEEP + + + m_axis_rc_tkeep_sd + + + + + TLAST + + + m_axis_rc_tlast_sd + + + + + TREADY + + + m_axis_rc_tready_sd + + + + + TUSER + + + m_axis_rc_tuser_sd + + + + + TVALID + + + m_axis_rc_tvalid_sd + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + pcie4_cfg_mesg_tx + pcie4_us_cfg_mesg_tx + Configuration Transmit Message Interface + + + + + + + TRANSMIT + + + cfg_msg_transmit_sd + + + + + TRANSMIT_DATA + + + cfg_msg_transmit_data_sd + + + + + TRANSMIT_DONE + + + cfg_msg_transmit_done_sd + + + + + TRANSMIT_TYPE + + + cfg_msg_transmit_type_sd + + + + + + + false + + + + + + pcie4_cfg_mesg_rcvd + pcie4_us_cfg_mesg_rcvd + Configuration Received Message Interface + + + + + + + recd + + + cfg_msg_received_sd + + + + + recd_data + + + cfg_msg_received_data_sd + + + + + recd_type + + + cfg_msg_received_type_sd + + + + + + + false + + + + + + pcie4_cfg_status + pcie4_us_cfg_status + Configuration Status Interface + + + + + + + cq_np_req + + + pcie_cq_np_req_sd + + + + + cq_np_req_count + + + pcie_cq_np_req_count_sd + + + + + current_speed + + + cfg_current_speed_sd + + + + + err_cor_out + + + cfg_err_cor_out_sd + + + + + err_fatal_out + + + cfg_err_fatal_out_sd + + + + + err_nonfatal_out + + + cfg_err_nonfatal_out_sd + + + + + function_status + + + cfg_function_status_sd + + + + + local_error_out + + + cfg_local_error_out_sd + + + + + ltssm_state + + + cfg_ltssm_state_sd + + + + + max_payload + + + cfg_max_payload_sd + + + + + max_read_req + + + cfg_max_read_req_sd + + + + + negotiated_width + + + cfg_negotiated_width_sd + + + + + phy_link_down + + + cfg_phy_link_down_sd + + + + + phy_link_status + + + cfg_phy_link_status_sd + + + + + pl_status_change + + + cfg_pl_status_change_sd + + + + + rq_seq_num0 + + + pcie_rq_seq_num0_sd + + + + + rq_seq_num1 + + + pcie_rq_seq_num1_sd + + + + + rq_seq_num_vld0 + + + pcie_rq_seq_num_vld0_sd + + + + + rq_seq_num_vld1 + + + pcie_rq_seq_num_vld1_sd + + + + + tfc_npd_av + + + pcie_tfc_npd_av_sd + + + + + tfc_nph_av + + + pcie_tfc_nph_av_sd + + + + + + + false + + + + + + pcie4_cfg_control + pcie4_us_cfg_control + It allows a broad range of information exchange between user application and the core + + + + + + + ds_bus_number + + + cfg_ds_bus_number_sd + + + + + ds_device_number + + + cfg_ds_device_number_sd + + + + + ds_function_number + + + cfg_ds_function_number_sd + + + + + ds_port_number + + + cfg_ds_port_number_sd + + + + + dsn + + + cfg_dsn_sd + + + + + err_cor_in + + + cfg_err_cor_in_sd + + + + + err_uncor_in + + + cfg_err_uncor_in_sd + + + + + flr_done + + + cfg_flr_done_sd + + + + + flr_in_process + + + cfg_flr_in_process_sd + + + + + hot_reset_out + + + cfg_hot_reset_out_sd + + + + + link_training_enable + + + cfg_link_training_enable_sd + + + + + vf_flr_in_process + + + cfg_vf_flr_in_process_sd + + + + + + + false + + + + + + pcie4_cfg_fc + pcie_cfg_fc + Configuration Flow Control INTERFACE + + + + + + + NPH + + + cfg_fc_nph_sd + + + + + SEL + + + cfg_fc_sel_sd + + + + + + + false + + + + + + pcie4_cfg_msi + pcie4_us_cfg_msi + PCIE MSI interrupt + + + + + + + attr + + + cfg_interrupt_msi_attr_sd + + + + + data + + + cfg_interrupt_msi_data_sd + + + + + enable + + + cfg_interrupt_msi_enable_sd + + + + + fail + + + cfg_interrupt_msi_fail_sd + + + + + function_number + + + cfg_interrupt_msi_function_number_sd + + + + + int_vector + + + cfg_interrupt_msi_int_sd + + + + + mask_update + + + cfg_interrupt_msi_mask_update_sd + + + + + pending_status + + + cfg_interrupt_msi_pending_status_sd + + + + + pending_status_data_enable + + + cfg_interrupt_msi_pending_status_data_enable_sd + + + + + pending_status_function_num + + + cfg_interrupt_msi_pending_status_function_num_sd + + + + + sent + + + cfg_interrupt_msi_sent_sd + + + + + tph_present + + + cfg_interrupt_msi_tph_present_sd + + + + + tph_st_tag + + + cfg_interrupt_msi_tph_st_tag_sd + + + + + tph_type + + + cfg_interrupt_msi_tph_type_sd + + + + + + + false + + + + + + pcie4_cfg_msix_external + pcie4_cfg_msix_external + PCIE MSI-X Interrupt + + + + + + + address + + + cfg_interrupt_msix_address_sd + + + + + data + + + cfg_interrupt_msix_data_sd + + + + + enable + + + cfg_interrupt_msix_enable_sd + + + + + int_vector + + + cfg_interrupt_msix_int_sd + + + + + mask + + + cfg_interrupt_msix_mask_sd + + + + + vf_enable + + + cfg_interrupt_msix_vf_enable_sd + + + + + vf_mask + + + cfg_interrupt_msix_vf_mask_sd + + + + + + + false + + + + + + pcie4_cfg_external_msix + pcie4_cfg_external_msix + PCIE MSI-X Interrupt + + + + + + + address + + + cfg_interrupt_msix_address_sd + + + + + data + + + cfg_interrupt_msix_data_sd + + + + + enable + + + cfg_interrupt_msix_enable_sd + + + + + fail + + + cfg_interrupt_msi_fail_sd + + + + + function_number + + + cfg_interrupt_msi_function_number_sd + + + + + int_vector + + + cfg_interrupt_msix_int_sd + + + + + mask + + + cfg_interrupt_msix_mask_sd + + + + + sent + + + cfg_interrupt_msi_sent_sd + + + + + vf_enable + + + cfg_interrupt_msix_vf_enable_sd + + + + + vf_mask + + + cfg_interrupt_msix_vf_mask_sd + + + + + + + false + + + + + + pcie4_cfg_interrupt + pcie4_cfg_interrupt + PCIE Legacy Interrupt + + + + + + + INTx_VECTOR + + + cfg_interrupt_int_sd + + + + + PENDING + + + cfg_interrupt_pending_sd + + + + + SENT + + + cfg_interrupt_sent_sd + + + + + + + false + + + + + + pcie_cfg_mgmt + pcie_cfg_mgmt + PCIE Configuration Management Interface + + + + + + + ADDR + + + cfg_mgmt_addr + + + + + BYTE_EN + + + cfg_mgmt_byte_enable + + + + + READ_DATA + + + cfg_mgmt_read_data + + + + + READ_EN + + + cfg_mgmt_read + + + + + READ_WRITE_DONE + + + cfg_mgmt_read_write_done + + + + + TYPE1_CFG_REG_ACCESS + + + cfg_mgmt_type1_cfg_reg_access + + + + + WRITE_DATA + + + cfg_mgmt_write_data + + + + + WRITE_EN + + + cfg_mgmt_write + + + + + + + true + + + + + + pcie_mgt + pcie_7x_mgt + + + + + + + rxn + + + pci_exp_rxn + + + + + rxp + + + pci_exp_rxp + + + + + txn + + + pci_exp_txn + + + + + txp + + + pci_exp_txp + + + + + + BOARD.ASSOCIATED_PARAM + PCIE_BOARD_INTERFACE + + + + required + + + + + + + + + true + + + + + + drp + drp + DRP interface + + + + + + + DADDR + + + drp_addr + + + + + DEN + + + drp_en + + + + + DI + + + drp_di + + + + + DO + + + drp_do + + + + + DRDY + + + drp_rdy + + + + + DWE + + + drp_we + + + + + + + false + + + + + + pcie_debug_ports + pcie_debug_ports + PCIe Debug Interface + + + + + + + cfg_current_speed + + + cfg_current_speed_o + + + + + cfg_ltssm_state + + + cfg_ltssm_state_o + + + + + cfg_negotiated_width + + + cfg_negotiated_width_o + + + + + + + false + + + + + + pcie4_pcie_id + pcie4_pcie_id + PCIE 4 PCIE ID interface + + + + + + + subsys_vend_id + + + cfg_subsys_vend_id + + + + + vend_id + + + cfg_vend_id + + + + + + + false + + + + + + pcie4_pcie_id_pf0 + pcie4_pcie_id_pf0 + PCIE 4 PCIE ID interface + + + + + + + dev_id_pf0 + + + cfg_dev_id_pf0 + + + + + rev_id_pf0 + + + cfg_rev_id_pf0 + + + + + subsys_id_pf0 + + + cfg_subsys_id_pf0 + + + + + + + false + + + + + + pcie4_pcie_id_pf1 + pcie4_pcie_id_pf1 + PCIE 4 PCIE ID interface + + + + + + + dev_id_pf1 + + + cfg_dev_id_pf1 + + + + + rev_id_pf1 + + + cfg_rev_id_pf1 + + + + + subsys_id_pf1 + + + cfg_subsys_id_pf1 + + + + + + + false + + + + + + pcie4_pcie_id_pf2 + pcie4_pcie_id_pf2 + PCIE 4 PCIE ID interface + + + + + + + dev_id_pf2 + + + cfg_dev_id_pf2 + + + + + rev_id_pf2 + + + cfg_rev_id_pf2 + + + + + subsys_id_pf2 + + + cfg_subsys_id_pf2 + + + + + + + false + + + + + + pcie4_pcie_id_pf3 + pcie4_pcie_id_pf3 + PCIE 4 PCIE ID interface + + + + + + + dev_id_pf3 + + + cfg_dev_id_pf3 + + + + + rev_id_pf3 + + + cfg_rev_id_pf3 + + + + + subsys_id_pf3 + + + cfg_subsys_id_pf3 + + + + + + + false + + + + + + pcie3_7x_transceiver_debug + pcie3_7x_transceiver_debug + Transceiver Debug Interface of pcie3_7x + + + + + + + cpll_lock + + + pipe_cpll_lock + + + + + debug + + + pipe_debug + + + + + debug_0 + + + pipe_debug_0 + + + + + debug_1 + + + pipe_debug_1 + + + + + debug_2 + + + pipe_debug_2 + + + + + debug_3 + + + pipe_debug_3 + + + + + debug_4 + + + pipe_debug_4 + + + + + debug_5 + + + pipe_debug_5 + + + + + debug_6 + + + pipe_debug_6 + + + + + debug_7 + + + pipe_debug_7 + + + + + debug_8 + + + pipe_debug_8 + + + + + debug_9 + + + pipe_debug_9 + + + + + dmonitorout + + + pipe_dmonitorout + + + + + drp_fsm + + + pipe_drp_fsm + + + + + eyescandataerror + + + pipe_eyescandataerror + + + + + gt_ch_drp_rdy + + + gt_ch_drp_rdy + + + + + loopback + + + pipe_loopback + + + + + qpll_lock + + + pipe_qpll_lock + + + + + qrst_fsm + + + pipe_qrst_fsm + + + + + qrst_idle + + + pipe_qrst_idle + + + + + rate_fsm + + + pipe_rate_fsm + + + + + rate_idle + + + pipe_rate_idle + + + + + rst_fsm + + + pipe_rst_fsm + + + + + rst_idle + + + pipe_rst_idle + + + + + rxbufstatus + + + pipe_rxbufstatus + + + + + rxcommadet + + + pipe_rxcommadet + + + + + rxdisperr + + + pipe_rxdisperr + + + + + rxdlysresetdone + + + pipe_rxdlysresetdone + + + + + rxnotintable + + + pipe_rxnotintable + + + + + rxphaligndone + + + pipe_rxphaligndone + + + + + rxpmaresetdone + + + pipe_rxpmaresetdone + + + + + rxprbscntreset + + + pipe_rxprbscntreset + + + + + rxprbserr + + + pipe_rxprbserr + + + + + rxprbssel + + + pipe_rxprbssel + + + + + rxstatus + + + pipe_rxstatus + + + + + rxsyncdone + + + pipe_rxsyncdone + + + + + sync_fsm_rx + + + pipe_sync_fsm_rx + + + + + sync_fsm_tx + + + pipe_sync_fsm_tx + + + + + txdlysresetdone + + + pipe_txdlysresetdone + + + + + txinhibit + + + pipe_txinhibit + + + + + txphaligndone + + + pipe_txphaligndone + + + + + txphinitdone + + + pipe_txphinitdone + + + + + txprbsforceerr + + + pipe_txprbsforceerr + + + + + txprbssel + + + pipe_txprbssel + + + + + + + false + + + + + + pcie3_us_transceiver_debug + pcie3_us_transceiver_debug + Transceiver Debug Interface of pcie3_us + + + + + + + bufgtdiv + + + gt_bufgtdiv + + + + + cpll_lock + + + gt_cplllock + + + + + dmonfiforeset + + + gt_dmonfiforeset + + + + + dmonitorclk + + + gt_dmonitorclk + + + + + dmonitorout + + + gt_dmonitorout + + + + + eyescandataerror + + + gt_eyescandataerror + + + + + gtpowergood + + + gt_gtpowergood + + + + + loopback + + + gt_loopback + + + + + pcieuserratedone + + + gt_pcieuserratedone + + + + + pcieuserratestart + + + gt_pcieuserratestart + + + + + phystatus + + + gt_phystatus + + + + + prst_n + + + phy_prst_n + + + + + qpll_lock + + + gt_qpll1lock + + + + + rate_idle + + + gt_pcierateidle + + + + + rrst_n + + + phy_rrst_n + + + + + rst_fsm + + + phy_rst_fsm + + + + + rst_idle + + + phy_rst_idle + + + + + rxbufstatus + + + gt_rxbufstatus + + + + + rxcdrlock + + + gt_rxcdrlock + + + + + rxcommadet + + + gt_rxcommadet + + + + + rxdlysresetdone + + + gt_rxdlysresetdone + + + + + rxeq_fsm + + + phy_rxeq_fsm + + + + + rxoutclk + + + gt_rxoutclk + + + + + rxphaligndone + + + gt_rxphaligndone + + + + + rxpmaresetdone + + + gt_rxpmaresetdone + + + + + rxprbscntreset + + + gt_rxprbscntreset + + + + + rxprbserr + + + gt_rxprbserr + + + + + rxprbssel + + + gt_rxprbssel + + + + + rxrecclkout + + + gt_rxrecclkout + + + + + rxresetdone + + + gt_rxresetdone + + + + + rxstatus + + + gt_rxstatus + + + + + rxsyncdone + + + gt_rxsyncdone + + + + + rxvalid + + + gt_rxvalid + + + + + txdlysresetdone + + + gt_txdlysresetdone + + + + + txelecidle + + + gt_txelecidle + + + + + txeq_ctrl + + + phy_txeq_ctrl + + + + + txeq_fsm + + + phy_txeq_fsm + + + + + txeq_preset + + + phy_txeq_preset + + + + + txinhibit + + + gt_txinhibit + + + + + txphaligndone + + + gt_txphaligndone + + + + + txphinitdone + + + gt_txphinitdone + + + + + txprbsforceerr + + + gt_txprbsforceerr + + + + + txprbssel + + + gt_txprbssel + + + + + txresetdone + + + gt_txresetdone + + + + + + + false + + + + + + pcie4_us_plus_transceiver_debug + pcie4_us_plus_transceiver_debug + Transceiver Debug Interface of pcie4_us_plus + + + + + + + bufgtdiv + + + gt_bufgtdiv + + + + + cpll_lock + + + gt_cplllock + + + + + dmonfiforeset + + + gt_dmonfiforeset + + + + + dmonitorclk + + + gt_dmonitorclk + + + + + dmonitorout + + + gt_dmonitorout + + + + + eyescandataerror + + + gt_eyescandataerror + + + + + gen34_eios_det + + + gt_gen34_eios_det + + + + + gtpowergood + + + gt_gtpowergood + + + + + loopback + + + gt_loopback + + + + + pcieuserratedone + + + gt_pcieuserratedone + + + + + pcieuserratestart + + + gt_pcieuserratestart + + + + + phystatus + + + gt_phystatus + + + + + prst_n + + + phy_prst_n + + + + + qpll0_lock + + + gt_qpll0lock + + + + + qpll1_lock + + + gt_qpll1lock + + + + + rate_idle + + + gt_pcierateidle + + + + + rrst_n + + + phy_rrst_n + + + + + rst_fsm + + + phy_rst_fsm + + + + + rst_idle + + + phy_rst_idle + + + + + rxbufreset + + + gt_rxbufreset + + + + + rxbufstatus + + + gt_rxbufstatus + + + + + rxcdrlock + + + gt_rxcdrlock + + + + + rxcdrreset + + + gt_rxcdrreset + + + + + rxcommadet + + + gt_rxcommadet + + + + + rxdfelpmreset + + + gt_rxdfelpmreset + + + + + rxdlysresetdone + + + gt_rxdlysresetdone + + + + + rxeq_fsm + + + phy_rxeq_fsm + + + + + rxoutclk + + + gt_rxoutclk + + + + + rxoutclkfabric + + + gt_rxoutclkfabric + + + + + rxoutclkpcs + + + gt_rxoutclkpcs + + + + + rxpcsreset + + + gt_rxpcsreset + + + + + rxphaligndone + + + gt_rxphaligndone + + + + + rxpmareset + + + gt_rxpmareset + + + + + rxpmaresetdone + + + gt_rxpmaresetdone + + + + + rxprbscntreset + + + gt_rxprbscntreset + + + + + rxprbserr + + + gt_rxprbserr + + + + + rxprbslocked + + + gt_rxprbslocked + + + + + rxprbssel + + + gt_rxprbssel + + + + + rxrecclkout + + + gt_rxrecclkout + + + + + rxresetdone + + + gt_rxresetdone + + + + + rxstatus + + + gt_rxstatus + + + + + rxsyncdone + + + gt_rxsyncdone + + + + + rxvalid + + + gt_rxvalid + + + + + txdlysresetdone + + + gt_txdlysresetdone + + + + + txelecidle + + + gt_txelecidle + + + + + txeq_ctrl + + + phy_txeq_ctrl + + + + + txeq_fsm + + + phy_txeq_fsm + + + + + txeq_preset + + + phy_txeq_preset + + + + + txinhibit + + + gt_txinhibit + + + + + txoutclk + + + gt_txoutclk + + + + + txoutclkfabric + + + gt_txoutclkfabric + + + + + txoutclkpcs + + + gt_txoutclkpcs + + + + + txpcsreset + + + gt_txpcsreset + + + + + txphaligndone + + + gt_txphaligndone + + + + + txphinitdone + + + gt_txphinitdone + + + + + txpmareset + + + gt_txpmareset + + + + + txpmaresetdone + + + gt_txpmaresetdone + + + + + txprbsforceerr + + + gt_txprbsforceerr + + + + + txprbssel + + + gt_txprbssel + + + + + txprogdivresetdone + + + gt_txprogdivresetdone + + + + + txresetdone + + + gt_txresetdone + + + + + txsyncdone + + + gt_txsyncdone + + + + + + + false + + + + + + pcie3_us_gt_if + pcie3_us_gt_if + GT Interface + + + + + + + bufgtce_out + + + bufgtce_us_out + + + + + bufgtcemask_out + + + bufgtcemask_us_out + + + + + bufgtdiv_out + + + bufgtdiv_us_out + + + + + bufgtreset_out + + + bufgtreset_us_out + + + + + bufgtrstmask_out + + + bufgtrstmask_us_out + + + + + cplllock_out + + + cplllock_us_out + + + + + cpllpd_in + + + cpllpd_us_in + + + + + cpllreset_in + + + cpllreset_us_in + + + + + dmonfiforeset_in + + + dmonfiforeset_us_in + + + + + dmonitorclk_in + + + dmonitorclk_us_in + + + + + dmonitorout_out + + + dmonitorout_us_out + + + + + drpaddr_in + + + drpaddr_us_in + + + + + drpclk_in + + + drpclk_us_in + + + + + drpdi_in + + + drpdi_us_in + + + + + drpdo_out + + + drpdo_us_out + + + + + drpen_in + + + drpen_us_in + + + + + drprdy_out + + + drprdy_us_out + + + + + drpwe_in + + + drpwe_us_in + + + + + eyescandataerror_out + + + eyescandataerror_us_out + + + + + eyescanreset_in + + + eyescanreset_us_in + + + + + gthrxn_in + + + gthrxn_us_in + + + + + gthrxp_in + + + gthrxp_us_in + + + + + gthtxn_out + + + gthtxn_us_out + + + + + gthtxp_out + + + gthtxp_us_out + + + + + gtpowergood_out + + + gtpowergood_us_out + + + + + gtrefclk0_in + + + gtrefclk0_us_in + + + + + gtrefclk01_in + + + gtrefclk01_us_in + + + + + gtrxreset_in + + + gtrxreset_us_in + + + + + gttxreset_in + + + gttxreset_us_in + + + + + gtwiz_reset_rx_done_in + + + gtwiz_reset_rx_done_us_in + + + + + gtwiz_reset_tx_done_in + + + gtwiz_reset_tx_done_us_in + + + + + gtwiz_userclk_rx_active_in + + + gtwiz_userclk_rx_active_us_in + + + + + gtwiz_userclk_tx_active_in + + + gtwiz_userclk_tx_active_us_in + + + + + gtwiz_userclk_tx_reset_in + + + gtwiz_userclk_tx_reset_us_in + + + + + loopback_in + + + loopback_us_in + + + + + pcieeqrxeqadaptdone_in + + + pcieeqrxeqadaptdone_us_in + + + + + pcierategen3_out + + + pcierategen3_us_out + + + + + pcierateidle_out + + + pcierateidle_us_out + + + + + pcierateqpllpd_out + + + pcierateqpllpd_us_out + + + + + pcierateqpllreset_out + + + pcierateqpllreset_us_out + + + + + pcierstidle_in + + + pcierstidle_us_in + + + + + pciersttxsyncstart_in + + + pciersttxsyncstart_us_in + + + + + pciesynctxsyncdone_out + + + pciesynctxsyncdone_us_out + + + + + pcieusergen3rdy_out + + + pcieusergen3rdy_us_out + + + + + pcieuserphystatusrst_out + + + pcieuserphystatusrst_us_out + + + + + pcieuserratedone_in + + + pcieuserratedone_us_in + + + + + pcieuserratestart_out + + + pcieuserratestart_us_out + + + + + pcsrsvdin_in + + + pcsrsvdin_us_in + + + + + pcsrsvdout_out + + + pcsrsvdout_us_out + + + + + phystatus_out + + + phystatus_us_out + + + + + qpll0clk_in + + + qpll0clk_us_in + + + + + qpll0refclk_in + + + qpll0refclk_us_in + + + + + qpll1clk_in + + + qpll1clk_us_in + + + + + qpll1lock_out + + + qpll1lock_us_out + + + + + qpll1outclk_out + + + qpll1outclk_us_out + + + + + qpll1outrefclk_out + + + qpll1outrefclk_us_out + + + + + qpll1pd_in + + + qpll1pd_us_in + + + + + qpll1refclk_in + + + qpll1refclk_us_in + + + + + qpll1reset_in + + + qpll1reset_us_in + + + + + qpllrsvd2_in + + + qpllrsvd2_us_in + + + + + qpllrsvd3_in + + + qpllrsvd3_us_in + + + + + rx8b10ben_in + + + rx8b10ben_us_in + + + + + rxbufreset_in + + + rxbufreset_us_in + + + + + rxbufstatus_out + + + rxbufstatus_us_out + + + + + rxbyteisaligned_out + + + rxbyteisaligned_us_out + + + + + rxbyterealign_out + + + rxbyterealign_us_out + + + + + rxcdrhold_in + + + rxcdrhold_us_in + + + + + rxcdrlock_out + + + rxcdrlock_us_out + + + + + rxclkcorcnt_out + + + rxclkcorcnt_us_out + + + + + rxcommadet_out + + + rxcommadet_us_out + + + + + rxcommadeten_in + + + rxcommadeten_us_in + + + + + rxctrl0_out + + + rxctrl0_us_out + + + + + rxctrl1_out + + + rxctrl1_us_out + + + + + rxctrl2_out + + + rxctrl2_us_out + + + + + rxctrl3_out + + + rxctrl3_us_out + + + + + rxdata_out + + + rxdata_us_out + + + + + rxdfeagchold_in + + + rxdfeagchold_us_in + + + + + rxdfecfokhold_in + + + rxdfecfokhold_us_in + + + + + rxdfekhhold_in + + + rxdfekhhold_us_in + + + + + rxdfelfhold_in + + + rxdfelfhold_us_in + + + + + rxdfetap2hold_in + + + rxdfetap2hold_us_in + + + + + rxdfetap3hold_in + + + rxdfetap3hold_us_in + + + + + rxdfetap4hold_in + + + rxdfetap4hold_us_in + + + + + rxdfetap5hold_in + + + rxdfetap5hold_us_in + + + + + rxdfetap6hold_in + + + rxdfetap6hold_us_in + + + + + rxdfetap7hold_in + + + rxdfetap7hold_us_in + + + + + rxdfetap8hold_in + + + rxdfetap8hold_us_in + + + + + rxdfetap9hold_in + + + rxdfetap9hold_us_in + + + + + rxdfetap10hold_in + + + rxdfetap10hold_us_in + + + + + rxdfetap11hold_in + + + rxdfetap11hold_us_in + + + + + rxdfetap12hold_in + + + rxdfetap12hold_us_in + + + + + rxdfetap13hold_in + + + rxdfetap13hold_us_in + + + + + rxdfetap14hold_in + + + rxdfetap14hold_us_in + + + + + rxdfetap15hold_in + + + rxdfetap15hold_us_in + + + + + rxdfeuthold_in + + + rxdfeuthold_us_in + + + + + rxdfevphold_in + + + rxdfevphold_us_in + + + + + rxdlysresetdone_out + + + rxdlysresetdone_us_out + + + + + rxelecidle_out + + + rxelecidle_us_out + + + + + rxlpmen_in + + + rxlpmen_us_in + + + + + rxlpmgchold_in + + + rxlpmgchold_us_in + + + + + rxlpmhfhold_in + + + rxlpmhfhold_us_in + + + + + rxlpmlfhold_in + + + rxlpmlfhold_us_in + + + + + rxlpmoshold_in + + + rxlpmoshold_us_in + + + + + rxmcommaalignen_in + + + rxmcommaalignen_us_in + + + + + rxoshold_in + + + rxoshold_us_in + + + + + rxoutclk_out + + + rxoutclk_us_out + + + + + rxpcommaalignen_in + + + rxpcommaalignen_us_in + + + + + rxpd_in + + + rxpd_us_in + + + + + rxphaligndone_out + + + rxphaligndone_us_out + + + + + rxpmaresetdone_out + + + rxpmaresetdone_us_out + + + + + rxpolarity_in + + + rxpolarity_us_in + + + + + rxprbscntreset_in + + + rxprbscntreset_us_in + + + + + rxprbserr_out + + + rxprbserr_us_out + + + + + rxprbslocked_out + + + rxprbslocked_us_out + + + + + rxprbssel_in + + + rxprbssel_us_in + + + + + rxprgdivresetdone_out + + + rxprgdivresetdone_us_out + + + + + rxprogdivreset_in + + + rxprogdivreset_us_in + + + + + rxrate_in + + + rxrate_us_in + + + + + rxratedone_out + + + rxratedone_us_out + + + + + rxratemode_in + + + rxratemode_us_in + + + + + rxresetdone_out + + + rxresetdone_us_out + + + + + rxslide_in + + + rxslide_us_in + + + + + rxstatus_out + + + rxstatus_us_out + + + + + rxsyncdone_out + + + rxsyncdone_us_out + + + + + rxuserrdy_in + + + rxuserrdy_us_in + + + + + rxusrclk2_in + + + rxusrclk2_us_in + + + + + rxusrclk_in + + + rxusrclk_us_in + + + + + rxvalid_out + + + rxvalid_us_out + + + + + tx8b10ben_in + + + tx8b10ben_us_in + + + + + txctrl0_in + + + txctrl0_us_in + + + + + txctrl1_in + + + txctrl1_us_in + + + + + txctrl2_in + + + txctrl2_us_in + + + + + txdata_in + + + txdata_us_in + + + + + txdeemph_in + + + txdeemph_us_in + + + + + txdetectrx_in + + + txdetectrx_us_in + + + + + txdiffctrl_in + + + txdiffctrl_us_in + + + + + txdlybypass_in + + + txdlybypass_us_in + + + + + txdlyen_in + + + txdlyen_us_in + + + + + txdlyhold_in + + + txdlyhold_us_in + + + + + txdlyovrden_in + + + txdlyovrden_us_in + + + + + txdlysreset_in + + + txdlysreset_us_in + + + + + txdlysresetdone_out + + + txdlysresetdone_us_out + + + + + txdlyupdown_in + + + txdlyupdown_us_in + + + + + txelecidle_in + + + txelecidle_us_in + + + + + txinhibit_in + + + txinhibit_us_in + + + + + txmaincursor_in + + + txmaincursor_us_in + + + + + txmargin_in + + + txmargin_us_in + + + + + txoutclk_out + + + txoutclk_us_out + + + + + txoutclksel_in + + + txoutclksel_us_in + + + + + txpd_in + + + txpd_us_in + + + + + txphalign_in + + + txphalign_us_in + + + + + txphaligndone_out + + + txphaligndone_us_out + + + + + txphalignen_in + + + txphalignen_us_in + + + + + txphdlypd_in + + + txphdlypd_us_in + + + + + txphdlyreset_in + + + txphdlyreset_us_in + + + + + txphdlytstclk_in + + + txphdlytstclk_us_in + + + + + txphinit_in + + + txphinit_us_in + + + + + txphinitdone_out + + + txphinitdone_us_out + + + + + txphovrden_in + + + txphovrden_us_in + + + + + txpmaresetdone_out + + + txpmaresetdone_us_out + + + + + txpostcursor_in + + + txpostcursor_us_in + + + + + txprbsforceerr_in + + + txprbsforceerr_us_in + + + + + txprbssel_in + + + txprbssel_us_in + + + + + txprecursor_in + + + txprecursor_us_in + + + + + txprgdivresetdone_out + + + txprgdivresetdone_us_out + + + + + txprogdivreset_in + + + txprogdivreset_us_in + + + + + txrate_in + + + txrate_us_in + + + + + txresetdone_out + + + txresetdone_us_out + + + + + txswing_in + + + txswing_us_in + + + + + txsyncallin_in + + + txsyncallin_us_in + + + + + txsyncdone_out + + + txsyncdone_us_out + + + + + txsyncin_in + + + txsyncin_us_in + + + + + txsyncmode_in + + + txsyncmode_us_in + + + + + txsyncout_out + + + txsyncout_us_out + + + + + txuserrdy_in + + + txuserrdy_us_in + + + + + txusrclk2_in + + + txusrclk2_us_in + + + + + txusrclk_in + + + txusrclk_us_in + + + + + + + false + + + + + + pcie4_gt_if + pcie4_gt_if + GT Interface + + + + + + + bufgtce_out + + + bufgtce_usp_out + + + + + bufgtcemask_out + + + bufgtcemask_usp_out + + + + + bufgtdiv_out + + + bufgtdiv_usp_out + + + + + bufgtreset_out + + + bufgtreset_usp_out + + + + + bufgtrstmask_out + + + bufgtrstmask_usp_out + + + + + cpllfreqlock_in + + + cpllfreqlock_usp_in + + + + + cplllock_out + + + cplllock_usp_out + + + + + cpllpd_in + + + cpllpd_usp_in + + + + + cpllreset_in + + + cpllreset_usp_in + + + + + dmonfiforeset_in + + + dmonfiforeset_usp_in + + + + + dmonitorclk_in + + + dmonitorclk_usp_in + + + + + dmonitorout_out + + + dmonitorout_usp_out + + + + + drpaddr_in + + + drpaddr_usp_in + + + + + drpclk_in + + + drpclk_usp_in + + + + + drpdi_in + + + drpdi_usp_in + + + + + drpdo_out + + + drpdo_usp_out + + + + + drpen_in + + + drpen_usp_in + + + + + drprdy_out + + + drprdy_usp_out + + + + + drprst_in + + + drprst_usp_in + + + + + drpwe_in + + + drpwe_usp_in + + + + + ext_phy_clk_bufg_gt_ce + + + ext_phy_clk_bufg_gt_ce + + + + + ext_phy_clk_bufg_gt_reset + + + ext_phy_clk_bufg_gt_reset + + + + + ext_phy_clk_bufgtcemask + + + ext_phy_clk_bufgtcemask + + + + + ext_phy_clk_bufgtdiv + + + ext_phy_clk_bufgtdiv + + + + + ext_phy_clk_gt_bufgtrstmask + + + ext_phy_clk_gt_bufgtrstmask + + + + + ext_phy_clk_int_clock + + + ext_phy_clk_int_clock + + + + + ext_phy_clk_pclk + + + ext_phy_clk_pclk + + + + + ext_phy_clk_pclk2_gt + + + ext_phy_clk_pclk2_gt + + + + + ext_phy_clk_phy_coreclk + + + ext_phy_clk_phy_coreclk + + + + + ext_phy_clk_phy_mcapclk + + + ext_phy_clk_phy_mcapclk + + + + + ext_phy_clk_phy_pclk2 + + + ext_phy_clk_phy_pclk2 + + + + + ext_phy_clk_phy_userclk + + + ext_phy_clk_phy_userclk + + + + + ext_phy_clk_rst_idle + + + ext_phy_clk_rst_idle + + + + + ext_phy_clk_txoutclk + + + ext_phy_clk_txoutclk + + + + + eyescanreset_in + + + eyescanreset_usp_in + + + + + gtpowergood_out + + + gtpowergood_usp_out + + + + + gtrefclk0_in + + + gtrefclk0_usp_in + + + + + gtrefclk00_in + + + gtrefclk00_usp_in + + + + + gtrefclk01_in + + + gtrefclk01_usp_in + + + + + gtrxreset_in + + + gtrxreset_usp_in + + + + + gttxreset_in + + + gttxreset_usp_in + + + + + gtwiz_reset_rx_done_in + + + gtwiz_reset_rx_done_usp_in + + + + + gtwiz_reset_tx_done_in + + + gtwiz_reset_tx_done_usp_in + + + + + gtwiz_userclk_rx_active_in + + + gtwiz_userclk_rx_active_usp_in + + + + + gtwiz_userclk_tx_active_in + + + gtwiz_userclk_tx_active_usp_in + + + + + loopback_in + + + loopback_usp_in + + + + + pcieeqrxeqadaptdone_in + + + pcieeqrxeqadaptdone_usp_in + + + + + pcierategen3_out + + + pcierategen3_usp_out + + + + + pcierateidle_out + + + pcierateidle_usp_out + + + + + pcierateqpll0_in + + + pcierateqpll0_usp_in + + + + + pcierateqpll1_in + + + pcierateqpll1_usp_in + + + + + pcierateqpllpd_out + + + pcierateqpllpd_usp_out + + + + + pcierateqpllreset_out + + + pcierateqpllreset_usp_out + + + + + pcierstidle_in + + + pcierstidle_usp_in + + + + + pciersttxsyncstart_in + + + pciersttxsyncstart_usp_in + + + + + pciesynctxsyncdone_out + + + pciesynctxsyncdone_usp_out + + + + + pcieusergen3rdy_out + + + pcieusergen3rdy_usp_out + + + + + pcieuserphystatusrst_out + + + pcieuserphystatusrst_usp_out + + + + + pcieuserratedone_in + + + pcieuserratedone_usp_in + + + + + pcieuserratestart_out + + + pcieuserratestart_usp_out + + + + + phystatus_out + + + phystatus_usp_out + + + + + qpll0freqlock_in + + + qpll0freqlock_usp_in + + + + + qpll0lock_out + + + qpll0lock_usp_out + + + + + qpll0outclk_out + + + qpll0outclk_usp_out + + + + + qpll0outrefclk_out + + + qpll0outrefclk_usp_out + + + + + qpll0pd_in + + + qpll0pd_usp_in + + + + + qpll0reset_in + + + qpll0reset_usp_in + + + + + qpll1freqlock_in + + + qpll1freqlock_usp_in + + + + + qpll1lock_out + + + qpll1lock_usp_out + + + + + qpll1outclk_out + + + qpll1outclk_usp_out + + + + + qpll1outrefclk_out + + + qpll1outrefclk_usp_out + + + + + qpll1pd_in + + + qpll1pd_usp_in + + + + + qpll1reset_in + + + qpll1reset_usp_in + + + + + rcalenb_in + + + rcalenb_usp_in + + + + + resetovrd_in + + + resetovrd_usp_in + + + + + rx8b10ben_in + + + rx8b10ben_usp_in + + + + + rxbufreset_in + + + rxbufreset_usp_in + + + + + rxbufstatus_out + + + rxbufstatus_usp_out + + + + + rxbyteisaligned_out + + + rxbyteisaligned_usp_out + + + + + rxbyterealign_out + + + rxbyterealign_usp_out + + + + + rxcdrfreqreset_in + + + rxcdrfreqreset_usp_in + + + + + rxcdrhold_in + + + rxcdrhold_usp_in + + + + + rxcdrlock_out + + + rxcdrlock_usp_out + + + + + rxcdrreset_in + + + rxcdrreset_usp_in + + + + + rxclkcorcnt_out + + + rxclkcorcnt_usp_out + + + + + rxcommadet_out + + + rxcommadet_usp_out + + + + + rxcommadeten_in + + + rxcommadeten_usp_in + + + + + rxctrl0_out + + + rxctrl0_usp_out + + + + + rxctrl1_out + + + rxctrl1_usp_out + + + + + rxctrl2_out + + + rxctrl2_usp_out + + + + + rxctrl3_out + + + rxctrl3_usp_out + + + + + rxdata_out + + + rxdata_usp_out + + + + + rxdfeagchold_in + + + rxdfeagchold_usp_in + + + + + rxdfecfokhold_in + + + rxdfecfokhold_usp_in + + + + + rxdfekhhold_in + + + rxdfekhhold_usp_in + + + + + rxdfelfhold_in + + + rxdfelfhold_usp_in + + + + + rxdfelpmreset_in + + + rxdfelpmreset_usp_in + + + + + rxdfetap2hold_in + + + rxdfetap2hold_usp_in + + + + + rxdfetap3hold_in + + + rxdfetap3hold_usp_in + + + + + rxdfetap4hold_in + + + rxdfetap4hold_usp_in + + + + + rxdfetap5hold_in + + + rxdfetap5hold_usp_in + + + + + rxdfetap6hold_in + + + rxdfetap6hold_usp_in + + + + + rxdfetap7hold_in + + + rxdfetap7hold_usp_in + + + + + rxdfetap8hold_in + + + rxdfetap8hold_usp_in + + + + + rxdfetap9hold_in + + + rxdfetap9hold_usp_in + + + + + rxdfetap10hold_in + + + rxdfetap10hold_usp_in + + + + + rxdfetap11hold_in + + + rxdfetap11hold_usp_in + + + + + rxdfetap12hold_in + + + rxdfetap12hold_usp_in + + + + + rxdfetap13hold_in + + + rxdfetap13hold_usp_in + + + + + rxdfetap14hold_in + + + rxdfetap14hold_usp_in + + + + + rxdfetap15hold_in + + + rxdfetap15hold_usp_in + + + + + rxdfeuthold_in + + + rxdfeuthold_usp_in + + + + + rxdfevphold_in + + + rxdfevphold_usp_in + + + + + rxdlysresetdone_out + + + rxdlysresetdone_usp_out + + + + + rxelecidle_out + + + rxelecidle_usp_out + + + + + rxlpmen_in + + + rxlpmen_usp_in + + + + + rxlpmgchold_in + + + rxlpmgchold_usp_in + + + + + rxlpmhfhold_in + + + rxlpmhfhold_usp_in + + + + + rxlpmlfhold_in + + + rxlpmlfhold_usp_in + + + + + rxlpmoshold_in + + + rxlpmoshold_usp_in + + + + + rxmcommaalignen_in + + + rxmcommaalignen_usp_in + + + + + rxoshold_in + + + rxoshold_usp_in + + + + + rxoutclk_out + + + rxoutclk_usp_out + + + + + rxoutclkfabric_out + + + rxoutclkfabric_usp_out + + + + + rxoutclkpcs_out + + + rxoutclkpcs_usp_out + + + + + rxpcommaalignen_in + + + rxpcommaalignen_usp_in + + + + + rxpcsreset_in + + + rxpcsreset_usp_in + + + + + rxpd_in + + + rxpd_usp_in + + + + + rxphaligndone_out + + + rxphaligndone_usp_out + + + + + rxpmareset_in + + + rxpmareset_usp_in + + + + + rxpmaresetdone_out + + + rxpmaresetdone_usp_out + + + + + rxpolarity_in + + + rxpolarity_usp_in + + + + + rxprbscntreset_in + + + rxprbscntreset_usp_in + + + + + rxprbserr_out + + + rxprbserr_usp_out + + + + + rxprbslocked_out + + + rxprbslocked_usp_out + + + + + rxprbssel_in + + + rxprbssel_usp_in + + + + + rxprogdivreset_in + + + rxprogdivreset_usp_in + + + + + rxrate_in + + + rxrate_usp_in + + + + + rxratedone_out + + + rxratedone_usp_out + + + + + rxratemode_in + + + rxratemode_usp_in + + + + + rxrecclkout_out + + + rxrecclkout_usp_out + + + + + rxresetdone_out + + + rxresetdone_usp_out + + + + + rxslide_in + + + rxslide_usp_in + + + + + rxstatus_out + + + rxstatus_usp_out + + + + + rxsyncdone_out + + + rxsyncdone_usp_out + + + + + rxtermination_in + + + rxtermination_usp_in + + + + + rxuserrdy_in + + + rxuserrdy_usp_in + + + + + rxusrclk2_in + + + rxusrclk2_usp_in + + + + + rxusrclk_in + + + rxusrclk_usp_in + + + + + rxvalid_out + + + rxvalid_usp_out + + + + + tx8b10ben_in + + + tx8b10ben_usp_in + + + + + txctrl0_in + + + txctrl0_usp_in + + + + + txctrl1_in + + + txctrl1_usp_in + + + + + txctrl2_in + + + txctrl2_usp_in + + + + + txdata_in + + + txdata_usp_in + + + + + txdeemph_in + + + txdeemph_usp_in + + + + + txdetectrx_in + + + txdetectrx_usp_in + + + + + txdiffctrl_in + + + txdiffctrl_usp_in + + + + + txdlybypass_in + + + txdlybypass_usp_in + + + + + txdlyen_in + + + txdlyen_usp_in + + + + + txdlyhold_in + + + txdlyhold_usp_in + + + + + txdlyovrden_in + + + txdlyovrden_usp_in + + + + + txdlysreset_in + + + txdlysreset_usp_in + + + + + txdlysresetdone_out + + + txdlysresetdone_usp_out + + + + + txdlyupdown_in + + + txdlyupdown_usp_in + + + + + txelecidle_in + + + txelecidle_usp_in + + + + + txmaincursor_in + + + txmaincursor_usp_in + + + + + txmargin_in + + + txmargin_usp_in + + + + + txoutclk_out + + + txoutclk_usp_out + + + + + txoutclkfabric_out + + + txoutclkfabric_usp_out + + + + + txoutclkpcs_out + + + txoutclkpcs_usp_out + + + + + txoutclksel_in + + + txoutclksel_usp_in + + + + + txpcsreset_in + + + txpcsreset_usp_in + + + + + txpd_in + + + txpd_usp_in + + + + + txphalign_in + + + txphalign_usp_in + + + + + txphaligndone_out + + + txphaligndone_usp_out + + + + + txphalignen_in + + + txphalignen_usp_in + + + + + txphdlypd_in + + + txphdlypd_usp_in + + + + + txphdlyreset_in + + + txphdlyreset_usp_in + + + + + txphdlytstclk_in + + + txphdlytstclk_usp_in + + + + + txphinit_in + + + txphinit_usp_in + + + + + txphinitdone_out + + + txphinitdone_usp_out + + + + + txphovrden_in + + + txphovrden_usp_in + + + + + txpisopd_in + + + txpisopd_usp_in + + + + + txpmareset_in + + + txpmareset_usp_in + + + + + txpmaresetdone_out + + + txpmaresetdone_usp_out + + + + + txpostcursor_in + + + txpostcursor_usp_in + + + + + txprbsforceerr_in + + + txprbsforceerr_usp_in + + + + + txprbssel_in + + + txprbssel_usp_in + + + + + txprecursor_in + + + txprecursor_usp_in + + + + + txprgdivresetdone_out + + + txprgdivresetdone_usp_out + + + + + txprogdivreset_in + + + txprogdivreset_usp_in + + + + + txrate_in + + + txrate_usp_in + + + + + txresetdone_out + + + txresetdone_usp_out + + + + + txswing_in + + + txswing_usp_in + + + + + txsyncallin_in + + + txsyncallin_usp_in + + + + + txsyncdone_out + + + txsyncdone_usp_out + + + + + txsyncin_in + + + txsyncin_usp_in + + + + + txsyncmode_in + + + txsyncmode_usp_in + + + + + txsyncout_out + + + txsyncout_usp_out + + + + + txuserrdy_in + + + txuserrdy_usp_in + + + + + txusrclk2_in + + + txusrclk2_usp_in + + + + + txusrclk_in + + + txusrclk_usp_in + + + + + + + false + + + + + + pcie_ext_ch_gt + pcie_ext_ch_gt + GT DRP interface + + + + + + + DADDR + + + ext_ch_gt_drpaddr + + + + + DEN + + + ext_ch_gt_drpen + + + + + DI + + + ext_ch_gt_drpdi + + + + + DO + + + ext_ch_gt_drpdo + + + + + DRDY + + + ext_ch_gt_drprdy + + + + + DWE + + + ext_ch_gt_drpwe + + + + + + + false + + + + + + pcie_cfg_ext + pcie4_us_cfg_ext + Configuration Extend Interface + + + + + + + function_number + + + cfg_ext_function_number + + + + + read_data + + + cfg_ext_read_data + + + + + read_data_valid + + + cfg_ext_read_data_valid + + + + + read_received + + + cfg_ext_read_received + + + + + register_number + + + cfg_ext_register_number + + + + + write_byte_enable + + + cfg_ext_write_byte_enable + + + + + write_data + + + cfg_ext_write_data + + + + + write_received + + + cfg_ext_write_received + + + + + + + false + + + + + + CLK.ext_ch_gt_drpclk + + + + + + + CLK + + + ext_ch_gt_drpclk + + + + + + ASSOCIATED_BUSIF + pcie_ext_ch_gt + + + FREQ_HZ + 100000000 + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + ASSOCIATED_RESET + + + + none + + + + + + + + false + + + + + + pcie_ext_pipe_rp_usp + pcie3_ext_pipe_rp_usp + PCIE3 External PIPE Interface + + + + + + + COMMANDS_IN + + + common_commands_in + + + + + COMMANDS_OUT + + + common_commands_out + + + + + RX_0 + + + pipe_rx_0_sigs + + + + + RX_1 + + + pipe_rx_1_sigs + + + + + RX_2 + + + pipe_rx_2_sigs + + + + + RX_3 + + + pipe_rx_3_sigs + + + + + RX_4 + + + pipe_rx_4_sigs + + + + + RX_5 + + + pipe_rx_5_sigs + + + + + RX_6 + + + pipe_rx_6_sigs + + + + + RX_7 + + + pipe_rx_7_sigs + + + + + RX_8 + + + pipe_rx_8_sigs + + + + + RX_9 + + + pipe_rx_9_sigs + + + + + RX_10 + + + pipe_rx_10_sigs + + + + + RX_11 + + + pipe_rx_11_sigs + + + + + RX_12 + + + pipe_rx_12_sigs + + + + + RX_13 + + + pipe_rx_13_sigs + + + + + RX_14 + + + pipe_rx_14_sigs + + + + + RX_15 + + + pipe_rx_15_sigs + + + + + TX_0 + + + pipe_tx_0_sigs + + + + + TX_1 + + + pipe_tx_1_sigs + + + + + TX_2 + + + pipe_tx_2_sigs + + + + + TX_3 + + + pipe_tx_3_sigs + + + + + TX_4 + + + pipe_tx_4_sigs + + + + + TX_5 + + + pipe_tx_5_sigs + + + + + TX_6 + + + pipe_tx_6_sigs + + + + + TX_7 + + + pipe_tx_7_sigs + + + + + TX_8 + + + pipe_tx_8_sigs + + + + + TX_9 + + + pipe_tx_9_sigs + + + + + TX_10 + + + pipe_tx_10_sigs + + + + + TX_11 + + + pipe_tx_11_sigs + + + + + TX_12 + + + pipe_tx_12_sigs + + + + + TX_13 + + + pipe_tx_13_sigs + + + + + TX_14 + + + pipe_tx_14_sigs + + + + + TX_15 + + + pipe_tx_15_sigs + + + + + + + false + + + + + + pcie_ext_pipe_ep_usp + pcie3_ext_pipe_ep_usp + PCIE3 External PIPE Interface + + + + + + + COMMANDS_IN + + + common_commands_out + + + + + COMMANDS_OUT + + + common_commands_in + + + + + RX_0 + + + pipe_tx_0_sigs + + + + + RX_1 + + + pipe_tx_1_sigs + + + + + RX_2 + + + pipe_tx_2_sigs + + + + + RX_3 + + + pipe_tx_3_sigs + + + + + RX_4 + + + pipe_tx_4_sigs + + + + + RX_5 + + + pipe_tx_5_sigs + + + + + RX_6 + + + pipe_tx_6_sigs + + + + + RX_7 + + + pipe_tx_7_sigs + + + + + RX_8 + + + pipe_tx_8_sigs + + + + + RX_9 + + + pipe_tx_9_sigs + + + + + RX_10 + + + pipe_tx_10_sigs + + + + + RX_11 + + + pipe_tx_11_sigs + + + + + RX_12 + + + pipe_tx_12_sigs + + + + + RX_13 + + + pipe_tx_13_sigs + + + + + RX_14 + + + pipe_tx_14_sigs + + + + + RX_15 + + + pipe_tx_15_sigs + + + + + TX_0 + + + pipe_rx_0_sigs + + + + + TX_1 + + + pipe_rx_1_sigs + + + + + TX_2 + + + pipe_rx_2_sigs + + + + + TX_3 + + + pipe_rx_3_sigs + + + + + TX_4 + + + pipe_rx_4_sigs + + + + + TX_5 + + + pipe_rx_5_sigs + + + + + TX_6 + + + pipe_rx_6_sigs + + + + + TX_7 + + + pipe_rx_7_sigs + + + + + TX_8 + + + pipe_rx_8_sigs + + + + + TX_9 + + + pipe_rx_9_sigs + + + + + TX_10 + + + pipe_rx_10_sigs + + + + + TX_11 + + + pipe_rx_11_sigs + + + + + TX_12 + + + pipe_rx_12_sigs + + + + + TX_13 + + + pipe_rx_13_sigs + + + + + TX_14 + + + pipe_rx_14_sigs + + + + + TX_15 + + + pipe_rx_15_sigs + + + + + + + false + + + + + + pcie_ext_pipe_ep_legacy_usp + pcie3_ext_pipe_ep_legacy_usp + PCIE3 External PIPE Interface + + + + + + + COMMANDS_IN + + + common_commands_out + + + + + COMMANDS_OUT + + + common_commands_in + + + + + RX_0 + + + pipe_tx_0_sigs + + + + + RX_1 + + + pipe_tx_1_sigs + + + + + RX_2 + + + pipe_tx_2_sigs + + + + + RX_3 + + + pipe_tx_3_sigs + + + + + RX_4 + + + pipe_tx_4_sigs + + + + + RX_5 + + + pipe_tx_5_sigs + + + + + RX_6 + + + pipe_tx_6_sigs + + + + + RX_7 + + + pipe_tx_7_sigs + + + + + RX_8 + + + pipe_tx_8_sigs + + + + + RX_9 + + + pipe_tx_9_sigs + + + + + RX_10 + + + pipe_tx_10_sigs + + + + + RX_11 + + + pipe_tx_11_sigs + + + + + RX_12 + + + pipe_tx_12_sigs + + + + + RX_13 + + + pipe_tx_13_sigs + + + + + RX_14 + + + pipe_tx_14_sigs + + + + + RX_15 + + + pipe_tx_15_sigs + + + + + TX_0 + + + pipe_rx_0_sigs + + + + + TX_1 + + + pipe_rx_1_sigs + + + + + TX_2 + + + pipe_rx_2_sigs + + + + + TX_3 + + + pipe_rx_3_sigs + + + + + TX_4 + + + pipe_rx_4_sigs + + + + + TX_5 + + + pipe_rx_5_sigs + + + + + TX_6 + + + pipe_rx_6_sigs + + + + + TX_7 + + + pipe_rx_7_sigs + + + + + TX_8 + + + pipe_rx_8_sigs + + + + + TX_9 + + + pipe_rx_9_sigs + + + + + TX_10 + + + pipe_rx_10_sigs + + + + + TX_11 + + + pipe_rx_11_sigs + + + + + TX_12 + + + pipe_rx_12_sigs + + + + + TX_13 + + + pipe_rx_13_sigs + + + + + TX_14 + + + pipe_rx_14_sigs + + + + + TX_15 + + + pipe_rx_15_sigs + + + + + + + false + + + + + + pcie3_ext_pipe_rp + pcie3_ext_pipe_rp + PCIE3 External PIPE Interface + + + + + + + COMMANDS_IN + + + common_commands_in + + + + + COMMANDS_OUT + + + common_commands_out + + + + + RX_0 + + + pipe_rx_0_sigs + + + + + RX_1 + + + pipe_rx_1_sigs + + + + + RX_2 + + + pipe_rx_2_sigs + + + + + RX_3 + + + pipe_rx_3_sigs + + + + + RX_4 + + + pipe_rx_4_sigs + + + + + RX_5 + + + pipe_rx_5_sigs + + + + + RX_6 + + + pipe_rx_6_sigs + + + + + RX_7 + + + pipe_rx_7_sigs + + + + + TX_0 + + + pipe_tx_0_sigs + + + + + TX_1 + + + pipe_tx_1_sigs + + + + + TX_2 + + + pipe_tx_2_sigs + + + + + TX_3 + + + pipe_tx_3_sigs + + + + + TX_4 + + + pipe_tx_4_sigs + + + + + TX_5 + + + pipe_tx_5_sigs + + + + + TX_6 + + + pipe_tx_6_sigs + + + + + TX_7 + + + pipe_tx_7_sigs + + + + + + + false + + + + + + pcie3_ext_pipe_ep + pcie3_ext_pipe_ep + PCIE3 External PIPE Interface + + + + + + + COMMANDS_IN + + + common_commands_out + + + + + COMMANDS_OUT + + + common_commands_in + + + + + RX_0 + + + pipe_tx_0_sigs + + + + + RX_1 + + + pipe_tx_1_sigs + + + + + RX_2 + + + pipe_tx_2_sigs + + + + + RX_3 + + + pipe_tx_3_sigs + + + + + RX_4 + + + pipe_tx_4_sigs + + + + + RX_5 + + + pipe_tx_5_sigs + + + + + RX_6 + + + pipe_tx_6_sigs + + + + + RX_7 + + + pipe_tx_7_sigs + + + + + TX_0 + + + pipe_rx_0_sigs + + + + + TX_1 + + + pipe_rx_1_sigs + + + + + TX_2 + + + pipe_rx_2_sigs + + + + + TX_3 + + + pipe_rx_3_sigs + + + + + TX_4 + + + pipe_rx_4_sigs + + + + + TX_5 + + + pipe_rx_5_sigs + + + + + TX_6 + + + pipe_rx_6_sigs + + + + + TX_7 + + + pipe_rx_7_sigs + + + + + + + false + + + + + + pcie3_ext_pipe_ep_legacy + pcie3_ext_pipe_ep_legacy + PCIE3 External PIPE Interface + + + + + + + COMMANDS_IN + + + common_commands_out + + + + + COMMANDS_OUT + + + common_commands_in + + + + + RX_0 + + + pipe_tx_0_sigs + + + + + RX_1 + + + pipe_tx_1_sigs + + + + + RX_2 + + + pipe_tx_2_sigs + + + + + RX_3 + + + pipe_tx_3_sigs + + + + + RX_4 + + + pipe_tx_4_sigs + + + + + RX_5 + + + pipe_tx_5_sigs + + + + + RX_6 + + + pipe_tx_6_sigs + + + + + RX_7 + + + pipe_tx_7_sigs + + + + + TX_0 + + + pipe_rx_0_sigs + + + + + TX_1 + + + pipe_rx_1_sigs + + + + + TX_2 + + + pipe_rx_2_sigs + + + + + TX_3 + + + pipe_rx_3_sigs + + + + + TX_4 + + + pipe_rx_4_sigs + + + + + TX_5 + + + pipe_rx_5_sigs + + + + + TX_6 + + + pipe_rx_6_sigs + + + + + TX_7 + + + pipe_rx_7_sigs + + + + + + + false + + + + + + dsc_bypass_c2h_0 + dsc_bypass_c2h_0 + Descriptor Bypass Interface + + + + + + + dsc_byp_ctl + + + c2h_dsc_byp_ctl_0 + + + + + dsc_byp_dst_addr + + + c2h_dsc_byp_dst_addr_0 + + + + + dsc_byp_len + + + c2h_dsc_byp_len_0 + + + + + dsc_byp_load + + + c2h_dsc_byp_load_0 + + + + + dsc_byp_ready + + + c2h_dsc_byp_ready_0 + + + + + dsc_byp_src_addr + + + c2h_dsc_byp_src_addr_0 + + + + + + + false + + + + + + dsc_bypass_c2h_1 + dsc_bypass_c2h_1 + Descriptor Bypass Interface + + + + + + + dsc_byp_ctl + + + c2h_dsc_byp_ctl_1 + + + + + dsc_byp_dst_addr + + + c2h_dsc_byp_dst_addr_1 + + + + + dsc_byp_len + + + c2h_dsc_byp_len_1 + + + + + dsc_byp_load + + + c2h_dsc_byp_load_1 + + + + + dsc_byp_ready + + + c2h_dsc_byp_ready_1 + + + + + dsc_byp_src_addr + + + c2h_dsc_byp_src_addr_1 + + + + + + + false + + + + + + dsc_bypass_c2h_2 + dsc_bypass_c2h_2 + Descriptor Bypass Interface + + + + + + + dsc_byp_ctl + + + c2h_dsc_byp_ctl_2 + + + + + dsc_byp_dst_addr + + + c2h_dsc_byp_dst_addr_2 + + + + + dsc_byp_len + + + c2h_dsc_byp_len_2 + + + + + dsc_byp_load + + + c2h_dsc_byp_load_2 + + + + + dsc_byp_ready + + + c2h_dsc_byp_ready_2 + + + + + dsc_byp_src_addr + + + c2h_dsc_byp_src_addr_2 + + + + + + + false + + + + + + dsc_bypass_c2h_3 + dsc_bypass_c2h_3 + Descriptor Bypass Interface + + + + + + + dsc_byp_ctl + + + c2h_dsc_byp_ctl_3 + + + + + dsc_byp_dst_addr + + + c2h_dsc_byp_dst_addr_3 + + + + + dsc_byp_len + + + c2h_dsc_byp_len_3 + + + + + dsc_byp_load + + + c2h_dsc_byp_load_3 + + + + + dsc_byp_ready + + + c2h_dsc_byp_ready_3 + + + + + dsc_byp_src_addr + + + c2h_dsc_byp_src_addr_3 + + + + + + + false + + + + + + dsc_bypass_h2c_0 + dsc_bypass_h2c_0 + Descriptor Bypass Interface + + + + + + + dsc_byp_ctl + + + h2c_dsc_byp_ctl_0 + + + + + dsc_byp_dst_addr + + + h2c_dsc_byp_dst_addr_0 + + + + + dsc_byp_len + + + h2c_dsc_byp_len_0 + + + + + dsc_byp_load + + + h2c_dsc_byp_load_0 + + + + + dsc_byp_ready + + + h2c_dsc_byp_ready_0 + + + + + dsc_byp_src_addr + + + h2c_dsc_byp_src_addr_0 + + + + + + + false + + + + + + dsc_bypass_h2c_1 + dsc_bypass_h2c_1 + Descriptor Bypass Interface + + + + + + + dsc_byp_ctl + + + h2c_dsc_byp_ctl_1 + + + + + dsc_byp_dst_addr + + + h2c_dsc_byp_dst_addr_1 + + + + + dsc_byp_len + + + h2c_dsc_byp_len_1 + + + + + dsc_byp_load + + + h2c_dsc_byp_load_1 + + + + + dsc_byp_ready + + + h2c_dsc_byp_ready_1 + + + + + dsc_byp_src_addr + + + h2c_dsc_byp_src_addr_1 + + + + + + + false + + + + + + dsc_bypass_h2c_2 + dsc_bypass_h2c_2 + Descriptor Bypass Interface + + + + + + + dsc_byp_ctl + + + h2c_dsc_byp_ctl_2 + + + + + dsc_byp_dst_addr + + + h2c_dsc_byp_dst_addr_2 + + + + + dsc_byp_len + + + h2c_dsc_byp_len_2 + + + + + dsc_byp_load + + + h2c_dsc_byp_load_2 + + + + + dsc_byp_ready + + + h2c_dsc_byp_ready_2 + + + + + dsc_byp_src_addr + + + h2c_dsc_byp_src_addr_2 + + + + + + + false + + + + + + dsc_bypass_h2c_3 + dsc_bypass_h2c_3 + Descriptor Bypass Interface + + + + + + + dsc_byp_ctl + + + h2c_dsc_byp_ctl_3 + + + + + dsc_byp_dst_addr + + + h2c_dsc_byp_dst_addr_3 + + + + + dsc_byp_len + + + h2c_dsc_byp_len_3 + + + + + dsc_byp_load + + + h2c_dsc_byp_load_3 + + + + + dsc_byp_ready + + + h2c_dsc_byp_ready_3 + + + + + dsc_byp_src_addr + + + h2c_dsc_byp_src_addr_3 + + + + + + + false + + + + + + dma_status_ports + dma_status_ports + XDMA Status Ports Interface + + + + + + + c2h_sts0 + + + c2h_sts_0 + + + + + c2h_sts1 + + + c2h_sts_1 + + + + + c2h_sts2 + + + c2h_sts_2 + + + + + c2h_sts3 + + + c2h_sts_3 + + + + + h2c_sts0 + + + h2c_sts_0 + + + + + h2c_sts1 + + + h2c_sts_1 + + + + + h2c_sts2 + + + h2c_sts_2 + + + + + h2c_sts3 + + + h2c_sts_3 + + + + + + + false + + + + + + cap + cap + + + + + + + GNT + + + cap_gnt + + + + + REL + + + cap_rel + + + + + REQ + + + cap_req + + + + + + + false + + + + + + startup + startup + STARTUP Interface + + + + + + + cfgclk + + + startup_cfgclk + + + + + cfgmclk + + + startup_cfgmclk + + + + + di + + + startup_di + + + + + do + + + startup_do + + + + + dts + + + startup_dts + + + + + eos + + + startup_eos + + + + + fcsbo + + + startup_fcsbo + + + + + fcsbts + + + startup_fcsbts + + + + + gsr + + + startup_gsr + + + + + gts + + + startup_gts + + + + + keyclearb + + + startup_keyclearb + + + + + pack + + + startup_pack + + + + + preq + + + startup_preq + + + + + userdoneo + + + startup_usrdoneo + + + + + usrcclko + + + startup_usrcclko + + + + + usrclkts + + + startup_usrcclkts + + + + + usrdonets + + + startup_usrdonets + + + + + + + false + + + + + + atspri_s_axis_rq + atspri_s_axis_rq + The Requestor Request interface received requests TLP's from the Client Application + + + + + + + TDATA + + + atspri_s_axis_rq_tdata + + + + + TKEEP + + + atspri_s_axis_rq_tkeep + + + + + TLAST + + + atspri_s_axis_rq_tlast + + + + + TREADY + + + atspri_s_axis_rq_tready + + + + + TUSER + + + atspri_s_axis_rq_tuser + + + + + TVALID + + + atspri_s_axis_rq_tvalid + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + atspri_m_axis_cq + atspri_m_axis_cq + The Completer Request interface is used to transmit Completion TLP's to the Client Application + + + + + + + TDATA + + + atspri_m_axis_cq_tdata + + + + + TKEEP + + + atspri_m_axis_cq_tkeep + + + + + TLAST + + + atspri_m_axis_cq_tlast + + + + + TREADY + + + atspri_m_axis_cq_tready + + + + + TUSER + + + atspri_m_axis_cq_tuser + + + + + TVALID + + + atspri_m_axis_cq_tvalid + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + cfg_status_ats + cfg_status_ats + Configuration Status Interface For ATS + + + + + + + cfg_status_ats_en + + + cfg_status_ats_en + + + + + cfg_status_ats_stu + + + cfg_status_ats_stu + + + + + + + false + + + + + + cfg_status_pri + cfg_status_pri + Configuration Status Interface For PRI + + + + + + + cfg_status_clr_s + + + cfg_status_clr_s + + + + + cfg_status_ost_pr_alloc + + + cfg_status_ost_pr_alloc + + + + + cfg_status_pr_en + + + cfg_status_pr_en + + + + + cfg_status_pr_rf + + + cfg_status_pr_rf + + + + + cfg_status_pr_rst + + + cfg_status_pr_rst + + + + + cfg_status_pr_uprgi + + + cfg_status_pr_uprgi + + + + + cfg_status_set_rf + + + cfg_status_set_rf + + + + + cfg_status_set_s + + + cfg_status_set_s + + + + + cfg_status_set_uprgi + + + cfg_status_set_uprgi + + + + + + + false + + + + + + dma_debug_ports + XDMA Debug Ports + + + + + + + cc_tdata_out + + + m_axis_cc_tdata_out + + + + + cc_tkeep_out + + + m_axis_cc_tkeep_out + + + + + cc_tlast_out + + + m_axis_cc_tlast_out + + + + + cc_tready_out + + + m_axis_cc_tready_out + + + + + cc_tuser_out + + + m_axis_cc_tuser_out + + + + + cc_tvalid_out + + + m_axis_cc_tvalid_out + + + + + cq_tdata_out + + + s_axis_cq_tdata_out + + + + + cq_tkeep_out + + + s_axis_cq_tkeep_out + + + + + cq_tlast_out + + + s_axis_cq_tlast_out + + + + + cq_tready_out + + + s_axis_cq_tready_out + + + + + cq_tuser_out + + + s_axis_cq_tuser_out + + + + + cq_tvalid_out + + + s_axis_cq_tvalid_out + + + + + rc_tdata_out + + + s_axis_rc_tdata_out + + + + + rc_tkeep_out + + + s_axis_rc_tkeep_out + + + + + rc_tlast_out + + + s_axis_rc_tlast_out + + + + + rc_tready_out + + + s_axis_rc_tready_out + + + + + rc_tuser_out + + + s_axis_rc_tuser_out + + + + + rc_tvalid_out + + + s_axis_rc_tvalid_out + + + + + rq_tdata_out + + + m_axis_rq_tdata_out + + + + + rq_tkeep_out + + + m_axis_rq_tkeep_out + + + + + rq_tlast_out + + + m_axis_rq_tlast_out + + + + + rq_tready_out + + + m_axis_rq_tready_out + + + + + rq_tuser_out + + + m_axis_rq_tuser_out + + + + + rq_tvalid_out + + + m_axis_rq_tvalid_out + + + + + + + false + + + + + + pcie3_us_ext_shared_logic + pcie3_us_ext_shared_logic + PCIE3 Ultrascale External Shared Logic Interface + + + + + + + exts_qpll1lock_out + + + ext_qpll1lock_out + + + + + exts_qpll1outclk_out + + + ext_qpll1outclk_out + + + + + exts_qpll1outrefclk_out + + + ext_qpll1outrefclk_out + + + + + exts_qpll1pd + + + ext_qpll1pd + + + + + exts_qpll1rate + + + ext_qpll1rate + + + + + exts_qpll1refclk + + + ext_qpll1refclk + + + + + exts_qpll1reset + + + ext_qpll1reset + + + + + + + false + + + + + + pcie3_us_int_shared_logic + pcie3_us_int_shared_logic + PCIE3 Ultrascale Internal Shared Logic Interface + + + + + + + ints_qpll1lock_out + + + int_qpll1lock_out + + + + + ints_qpll1outclk_out + + + int_qpll1outclk_out + + + + + ints_qpll1outrefclk_out + + + int_qpll1outrefclk_out + + + + + + + false + + + + + + pcie4_usp_ext_gtcom + pcie4_usp_ext_gtcommon + PCIE4 Ultrascale+ External GT COMMON Interface + + + + + + + exts_qpll0lock_out + + + ext_usp_qpll0lock_out + + + + + exts_qpll0outclk_out + + + ext_usp_qpll0outclk_out + + + + + exts_qpll0outrefclk_out + + + ext_usp_qpll0outrefclk_out + + + + + exts_qpll0pd + + + ext_usp_qpll0pd + + + + + exts_qpll0reset + + + ext_usp_qpll0reset + + + + + exts_qpll1lock_out + + + ext_usp_qpll1lock_out + + + + + exts_qpll1outclk_out + + + ext_usp_qpll1outclk_out + + + + + exts_qpll1outrefclk_out + + + ext_usp_qpll1outrefclk_out + + + + + exts_qpll1pd + + + ext_usp_qpll1pd + + + + + exts_qpll1reset + + + ext_usp_qpll1reset + + + + + exts_qpllxrate + + + ext_usp_qpllxrate + + + + + exts_qpllxrcalenb + + + ext_usp_qpllxrcalenb + + + + + exts_qpllxrefclk + + + ext_usp_qpllxrefclk + + + + + + + false + + + + + + pcie4_usp_int_gtcom + pcie4_usp_int_gtcommon + PCIE4 Ultrascale+ Internal GT COMMON Interface + + + + + + + ints_qpll0lock_out + + + int_usp_qpll0lock_out + + + + + ints_qpll0outclk_out + + + int_usp_qpll0outclk_out + + + + + ints_qpll0outrefclk_out + + + int_usp_qpll0outrefclk_out + + + + + ints_qpll1lock_out + + + int_usp_qpll1lock_out + + + + + ints_qpll1outclk_out + + + int_usp_qpll1outclk_out + + + + + ints_qpll1outrefclk_out + + + int_usp_qpll1outrefclk_out + + + + + + + false + + + + + + pipe_clock + pipe_clock + PCIExpress Enternal PIPE Clock interface + + + + + + + dclk_in + + + pipe_dclk_in + + + + + gen3_out + + + pipe_gen3_out + + + + + mmcm_lock_in + + + pipe_mmcm_lock_in + + + + + mmcm_rst_n + + + pipe_mmcm_rst_n + + + + + oobclk_in + + + pipe_oobclk_in + + + + + pclk_in + + + pipe_pclk_in + + + + + pclk_sel_out + + + pipe_pclk_sel_out + + + + + rxoutclk_in + + + pipe_rxoutclk_in + + + + + rxoutclk_out + + + pipe_rxoutclk_out + + + + + rxusrclk_in + + + pipe_rxusrclk_in + + + + + txoutclk_out + + + pipe_txoutclk_out + + + + + userclk1_in + + + pipe_userclk1_in + + + + + userclk2_in + + + pipe_userclk2_in + + + + + + + false + + + + + + pcie3_sharedlogic_int_clk + pcie3_sharedlogic_int_clk + PCIe3 Shared logic interface + + + + + + + dclk + + + int_dclk_out + + + + + oobclk + + + int_oobclk_out + + + + + pclk_sel_slave + + + int_pclk_sel_slave + + + + + pclk_slave + + + int_pclk_out_slave + + + + + pipe_rxusrclk + + + int_pipe_rxusrclk_out + + + + + qplllock + + + int_qplllock_out + + + + + qplloutclk + + + int_qplloutclk_out + + + + + qplloutrefclk + + + int_qplloutrefclk_out + + + + + rxoutclk + + + int_rxoutclk_out + + + + + usrclk1 + + + int_userclk1_out + + + + + usrclk2 + + + int_userclk2_out + + + + + + + false + + + + + + pcie3_qpll_drp + pcie3_qpll_drp + PCIe Gen3 external gt_common Interface + + + + + + + clk + + + qpll_drp_clk + + + + + crscode + + + qpll_drp_crscode + + + + + done + + + qpll_drp_done + + + + + fsm + + + qpll_drp_fsm + + + + + gen3 + + + qpll_drp_gen3 + + + + + ovrd + + + qpll_drp_ovrd + + + + + qplld + + + qpll_qplld + + + + + qplllock + + + qpll_qplllock + + + + + qplloutclk + + + qpll_qplloutclk + + + + + qplloutrefclk + + + qpll_qplloutrefclk + + + + + qpllreset + + + qpll_qpllreset + + + + + reset + + + qpll_drp_reset + + + + + rst_n + + + qpll_drp_rst_n + + + + + start + + + qpll_drp_start + + + + + + + false + + + + + + pcie_cfg_msix_ext_usp + pcie4_cfg_msix_ext_usp + PCIE MSI-X Interrupt + + + + + + + address + + + cfg_interrupt_msix_address + + + + + data + + + cfg_interrupt_msix_data + + + + + enable + + + cfg_interrupt_msix_enable + + + + + fail + + + cfg_interrupt_msi_fail + + + + + int_vector + + + cfg_interrupt_msix_int + + + + + mask + + + cfg_interrupt_msix_mask + + + + + sent + + + cfg_interrupt_msi_sent + + + + + + + false + + + + + + pcie_cfg_msix_ext_us + pcie4_cfg_msix_ext_us + PCIE MSI-X Interrupt + + + + + + + address + + + cfg_interrupt_msix_address + + + + + data + + + cfg_interrupt_msix_data + + + + + enable + + + cfg_interrupt_msix_enable + + + + + fail + + + cfg_interrupt_msix_fail + + + + + int_vector + + + cfg_interrupt_msix_int + + + + + mask + + + cfg_interrupt_msix_mask + + + + + sent + + + cfg_interrupt_msix_sent + + + + + + + false + + + + + + CLK.s_aclk + CLK.s_aclk + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + S_AXI + + + FREQ_HZ + 250000000 + + + ASSOCIATED_RESET + s_aresetn + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + + false + + + + + + RST.s_aresetn + RST.s_aresetn + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + + false + + + + + + S_AXI + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARCACHE + + + s_axi_arcache + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARLOCK + + + s_axi_arlock + + + + + ARPROT + + + s_axi_arprot + + + + + ARQOS + + + s_axi_arqos + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARUSER + + + s_axi_aruser + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWCACHE + + + s_axi_awcache + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWLOCK + + + s_axi_awlock + + + + + AWPROT + + + s_axi_awprot + + + + + AWQOS + + + s_axi_awqos + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWUSER + + + s_axi_awuser + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + cxs_tx + + + + + + + ACTIVE_ACK + + + cxs0_active_ack_tx + + + + + ACTIVE_REQ + + + cxs0_active_req_tx + + + + + CNTL + + + cxs0_cntl_tx + + + + + CNTL_CHK + + + cxs0_cntl_chk_tx + + + + + CRDGNT + + + cxs0_crdgnt_tx + + + + + CRDGNT_CHK + + + cxs0_crdgnt_chk_tx + + + + + CRDRTN + + + cxs0_crdrtn_tx + + + + + CRDRTN_CHK + + + cxs0_crdrtn_chk_tx + + + + + DATA + + + cxs0_data_tx + + + + + DATA_CHK + + + cxs0_data_chk_tx + + + + + DEACT_HINT + + + cxs0_deact_hint_tx + + + + + VALID + + + cxs0_valid_tx + + + + + VALID_CHK + + + cxs0_valid_chk_tx + + + + + + DATA_FLIT_WIDTH + 256 + + + MAX_PKT_PER_FLIT + 2 + + + DATACHECK + NONE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + + false + + + + + + cxs_rx + + + + + + + ACTIVE_ACK + + + cxs0_active_ack_rx + + + + + ACTIVE_REQ + + + cxs0_active_req_rx + + + + + CNTL + + + cxs0_cntl_rx + + + + + CNTL_CHK + + + cxs0_cntl_chk_rx + + + + + CRDGNT + + + cxs0_crdgnt_rx + + + + + CRDGNT_CHK + + + cxs0_crdgnt_chk_rx + + + + + CRDRTN + + + cxs0_crdrtn_rx + + + + + CRDRTN_CHK + + + cxs0_crdrtn_chk_rx + + + + + DATA + + + cxs0_data_rx + + + + + DATA_CHK + + + cxs0_data_chk_rx + + + + + DEACT_HINT + + + cxs0_deact_hint_rx + + + + + VALID + + + cxs0_valid_rx + + + + + VALID_CHK + + + cxs0_valid_chk_rx + + + + + + DATA_FLIT_WIDTH + 256 + + + MAX_PKT_PER_FLIT + 2 + + + DATACHECK + NONE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + + false + + + + + + sc0_ats_m_axis_cq + + + + + + + TDATA + + + sc0_ats_m_axis_cq_tdata + + + + + TKEEP + + + sc0_ats_m_axis_cq_tkeep + + + + + TLAST + + + sc0_ats_m_axis_cq_tlast + + + + + TREADY + + + sc0_ats_m_axis_cq_tready + + + + + TUSER + + + sc0_ats_m_axis_cq_tuser + + + + + TVALID + + + sc0_ats_m_axis_cq_tvalid + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + sc0_ats_m_axis_rc + + + + + + + TDATA + + + sc0_ats_m_axis_rc_tdata + + + + + TKEEP + + + sc0_ats_m_axis_rc_tkeep + + + + + TLAST + + + sc0_ats_m_axis_rc_tlast + + + + + TREADY + + + sc0_ats_m_axis_rc_tready + + + + + TUSER + + + sc0_ats_m_axis_rc_tuser + + + + + TVALID + + + sc0_ats_m_axis_rc_tvalid + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + sc0_ats_s_axis_cc + + + + + + + TDATA + + + sc0_ats_s_axis_cc_tdata + + + + + TKEEP + + + sc0_ats_s_axis_cc_tkeep + + + + + TLAST + + + sc0_ats_s_axis_cc_tlast + + + + + TREADY + + + sc0_ats_s_axis_cc_tready + + + + + TUSER + + + sc0_ats_s_axis_cc_tuser + + + + + TVALID + + + sc0_ats_s_axis_cc_tvalid + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + sc0_ats_s_axis_rq + + + + + + + TDATA + + + sc0_ats_s_axis_rq_tdata + + + + + TKEEP + + + sc0_ats_s_axis_rq_tkeep + + + + + TLAST + + + sc0_ats_s_axis_rq_tlast + + + + + TREADY + + + sc0_ats_s_axis_rq_tready + + + + + TUSER + + + sc0_ats_s_axis_rq_tuser + + + + + TVALID + + + sc0_ats_s_axis_rq_tvalid + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + sc1_ats_m_axis_cq + + + + + + + TDATA + + + sc1_ats_m_axis_cq_tdata + + + + + TKEEP + + + sc1_ats_m_axis_cq_tkeep + + + + + TLAST + + + sc1_ats_m_axis_cq_tlast + + + + + TREADY + + + sc1_ats_m_axis_cq_tready + + + + + TUSER + + + sc1_ats_m_axis_cq_tuser + + + + + TVALID + + + sc1_ats_m_axis_cq_tvalid + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + sc1_ats_m_axis_rc + + + + + + + TDATA + + + sc1_ats_m_axis_rc_tdata + + + + + TKEEP + + + sc1_ats_m_axis_rc_tkeep + + + + + TLAST + + + sc1_ats_m_axis_rc_tlast + + + + + TREADY + + + sc1_ats_m_axis_rc_tready + + + + + TUSER + + + sc1_ats_m_axis_rc_tuser + + + + + TVALID + + + sc1_ats_m_axis_rc_tvalid + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + sc1_ats_s_axis_cc + + + + + + + TDATA + + + sc1_ats_s_axis_cc_tdata + + + + + TKEEP + + + sc1_ats_s_axis_cc_tkeep + + + + + TLAST + + + sc1_ats_s_axis_cc_tlast + + + + + TREADY + + + sc1_ats_s_axis_cc_tready + + + + + TUSER + + + sc1_ats_s_axis_cc_tuser + + + + + TVALID + + + sc1_ats_s_axis_cc_tvalid + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + sc1_ats_s_axis_rq + + + + + + + TDATA + + + sc1_ats_s_axis_rq_tdata + + + + + TKEEP + + + sc1_ats_s_axis_rq_tkeep + + + + + TLAST + + + sc1_ats_s_axis_rq_tlast + + + + + TREADY + + + sc1_ats_s_axis_rq_tready + + + + + TUSER + + + sc1_ats_s_axis_rq_tuser + + + + + TVALID + + + sc1_ats_s_axis_rq_tvalid + + + + + + TDATA_NUM_BYTES + 0 + + + none + + + + + TDEST_WIDTH + 0 + + + none + + + + + TID_WIDTH + 0 + + + none + + + + + TUSER_WIDTH + 0 + + + none + + + + + HAS_TREADY + 0 + + + none + + + + + HAS_TSTRB + 0 + + + none + + + + + HAS_TKEEP + 0 + + + none + + + + + HAS_TLAST + 0 + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + LAYERED_METADATA + undef + + + none + + + + + + + + false + + + + + + + + M_AXI + 16777216T + 64 + + + M_AXI_LITE + 4G + 32 + + + M_AXI_BYPASS + 16777216T + 64 + + + M_AXI_B + 16777216T + 64 + + + + + S_AXI_LITE + + CTL0 + 0 + 65536 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + baseaddr + + + OFFSET_HIGH_PARAM + highaddr + + + + + + s_axil_ats + + CTL0 + 0 + 512M + 32 + memory + read-write + + + OFFSET_BASE_PARAM + baseaddr + + + OFFSET_HIGH_PARAM + highaddr + + + + + + S_AXI_B + + BAR0 + 0 + 1048576 + 64 + memory + read-write + + + OFFSET_BASE_PARAM + axibar_0 + + + OFFSET_HIGH_PARAM + axibar_highaddr_0 + + + + + + true + + + + + + BAR1 + 0 + 1048576 + 64 + memory + read-write + + + OFFSET_BASE_PARAM + axibar_1 + + + OFFSET_HIGH_PARAM + axibar_highaddr_1 + + + + + + false + + + + + + BAR2 + 0 + 1048576 + 64 + memory + read-write + + + OFFSET_BASE_PARAM + axibar_2 + + + OFFSET_HIGH_PARAM + axibar_highaddr_2 + + + + + + false + + + + + + BAR3 + 0 + 1048576 + 64 + memory + read-write + + + OFFSET_BASE_PARAM + axibar_3 + + + OFFSET_HIGH_PARAM + axibar_highaddr_3 + + + + + + false + + + + + + BAR4 + 0 + 1048576 + 64 + memory + read-write + + + OFFSET_BASE_PARAM + axibar_4 + + + OFFSET_HIGH_PARAM + axibar_highaddr_4 + + + + + + false + + + + + + BAR5 + 0 + 1048576 + 64 + memory + read-write + + + OFFSET_BASE_PARAM + axibar_5 + + + OFFSET_HIGH_PARAM + axibar_highaddr_5 + + + + + + false + + + + + + + + + + xilinx_elaboratesubcores + Elaborate Sub-Cores + :vivado.xilinx.com:elaborate.subcores + + xilinx_elaboratesubcores_view_fileset + + + + outputProductCRC + 8:b0d30ad0 + + + + + + + sys_clk + + in + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + sys_clk_ce_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + sys_clk_gt + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + sys_rst_n + + in + + + std_logic + xilinx_elaboratesubcores + + + + + + dma_bridge_resetn + + in + + + std_logic + xilinx_elaboratesubcores + + + + 1 + + + + + + false + + + + + + cfg_ltssm_state + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + user_lnk_up + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + pci_exp_txp + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pci_exp_txn + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + pci_exp_rxp + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + pci_exp_rxn + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_subsys_vend_id + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x10EE + + + + + + false + + + + + + cfg_vend_id + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x10EE + + + + + + false + + + + + + cfg_dev_id_pf0 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x9038 + + + + + + false + + + + + + cfg_dev_id_pf1 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x9111 + + + + + + false + + + + + + cfg_dev_id_pf2 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x9211 + + + + + + false + + + + + + cfg_dev_id_pf3 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x9311 + + + + + + false + + + + + + cfg_rev_id_pf0 + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x00 + + + + + + false + + + + + + cfg_rev_id_pf1 + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x00 + + + + + + false + + + + + + cfg_rev_id_pf2 + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x00 + + + + + + false + + + + + + cfg_rev_id_pf3 + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x00 + + + + + + false + + + + + + cfg_subsys_id_pf0 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x0007 + + + + + + false + + + + + + cfg_subsys_id_pf1 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x0007 + + + + + + false + + + + + + cfg_subsys_id_pf2 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x0007 + + + + + + false + + + + + + cfg_subsys_id_pf3 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0x0007 + + + + + + false + + + + + + axi_aclk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + axi_aresetn + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + axi_ctl_aclk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + axi_ctl_aresetn + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + usr_irq_req + + in + + 0 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + usr_irq_function_number + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + usr_irq_ack + + out + + 0 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + msi_enable + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + msix_enable + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + msi_vector_width + + out + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + m_axi_awready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axi_wready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axi_bid + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axi_bresp + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axi_bvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axi_arready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axi_rid + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axi_rdata + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axi_ruser + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axi_rresp + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axi_rlast + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axi_rvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axi_awid + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_awaddr + + out + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_awlen + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_awsize + + out + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_awburst + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_awprot + + out + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_awvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_awlock + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_awcache + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_wdata + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_wuser + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_wstrb + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_wlast + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_wvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_bready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_arid + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_araddr + + out + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_arlen + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_arsize + + out + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_arburst + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_arprot + + out + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_arvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_arlock + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_arcache + + out + + 3 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axi_rready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axil_awaddr + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axil_awuser + + out + + 10 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axil_awprot + + out + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axil_awvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axil_awready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axil_wdata + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axil_wstrb + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axil_wvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axil_wready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axil_bvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axil_bresp + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axil_bready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axil_araddr + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axil_aruser + + out + + 10 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axil_arprot + + out + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axil_arvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axil_arready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axil_rdata + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axil_rresp + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axil_rvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axil_rready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_mgmt_addr + + in + + 18 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_mgmt_write + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_mgmt_write_data + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_mgmt_byte_enable + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_mgmt_read + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + cfg_mgmt_read_data + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_mgmt_read_write_done + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + cfg_mgmt_type1_cfg_reg_access + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drp_rdy + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + drp_do + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drp_clk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drp_en + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drp_we + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drp_addr + + in + + 10 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drp_di + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + common_commands_in + + in + + 25 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_0_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_1_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_2_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_3_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_4_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_5_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_6_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_7_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_8_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_9_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_10_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_11_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_12_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_13_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_14_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rx_15_sigs + + in + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + common_commands_out + + out + + 25 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_0_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_1_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_2_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_3_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_4_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_5_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_6_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_7_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_8_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_9_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_10_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_11_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_12_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_13_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_14_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_tx_15_sigs + + out + + 83 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_awid + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_awaddr + + out + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_awlen + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_awuser + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_awsize + + out + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_awburst + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_awprot + + out + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_awvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_awready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axib_awlock + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_awcache + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_wdata + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_wstrb + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_wlast + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_wvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_wready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axib_wuser + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_bid + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axib_bresp + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axib_bvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axib_bready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_arid + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_araddr + + out + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_arlen + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_aruser + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_arsize + + out + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_arburst + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_arprot + + out + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_arvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_arready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axib_arlock + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_arcache + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axib_rid + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axib_rdata + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axib_ruser + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axib_rresp + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axib_rlast + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axib_rvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axib_rready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_c2h_tdata_0 + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + s_axis_c2h_tlast_0 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + s_axis_c2h_tvalid_0 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + s_axis_c2h_tready_0 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + s_axis_c2h_tuser_0 + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axis_c2h_tkeep_0 + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + m_axis_h2c_tdata_0 + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + m_axis_h2c_tlast_0 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + m_axis_h2c_tvalid_0 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + true + + + + + + m_axis_h2c_tready_0 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + true + + + + + + m_axis_h2c_tuser_0 + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_h2c_tkeep_0 + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + true + + + + + + s_axis_c2h_tdata_1 + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axis_c2h_tlast_1 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axis_c2h_tvalid_1 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axis_c2h_tready_1 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_c2h_tuser_1 + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axis_c2h_tkeep_1 + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axis_h2c_tdata_1 + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_h2c_tlast_1 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_h2c_tvalid_1 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_h2c_tready_1 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axis_h2c_tuser_1 + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_h2c_tkeep_1 + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_c2h_tdata_2 + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axis_c2h_tlast_2 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axis_c2h_tvalid_2 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axis_c2h_tready_2 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_c2h_tuser_2 + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axis_c2h_tkeep_2 + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axis_h2c_tdata_2 + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_h2c_tlast_2 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_h2c_tvalid_2 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_h2c_tready_2 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axis_h2c_tuser_2 + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_h2c_tkeep_2 + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_c2h_tdata_3 + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axis_c2h_tlast_3 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axis_c2h_tvalid_3 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axis_c2h_tready_3 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_c2h_tuser_3 + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axis_c2h_tkeep_3 + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axis_h2c_tdata_3 + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_h2c_tlast_3 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_h2c_tvalid_3 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_h2c_tready_3 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axis_h2c_tuser_3 + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_h2c_tkeep_3 + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axil_awaddr + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axil_awprot + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axil_awvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axil_awready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axil_wdata + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axil_wstrb + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axil_wvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axil_wready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axil_bvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axil_bresp + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axil_bready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axil_araddr + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axil_arprot + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axil_arvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axil_arready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axil_rdata + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axil_rresp + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axil_rvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axil_rready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_ready_0 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + c2h_dsc_byp_src_addr_0 + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_dst_addr_0 + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_len_0 + + in + + 27 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_ctl_0 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_load_0 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_ready_1 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + c2h_dsc_byp_src_addr_1 + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_dst_addr_1 + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_len_1 + + in + + 27 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_ctl_1 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_load_1 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_ready_2 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + c2h_dsc_byp_src_addr_2 + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_dst_addr_2 + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_len_2 + + in + + 27 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_ctl_2 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_load_2 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_ready_3 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + c2h_dsc_byp_src_addr_3 + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_dst_addr_3 + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_len_3 + + in + + 27 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_ctl_3 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_dsc_byp_load_3 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_ready_0 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + h2c_dsc_byp_src_addr_0 + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_dst_addr_0 + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_len_0 + + in + + 27 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_ctl_0 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_load_0 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_ready_1 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + h2c_dsc_byp_src_addr_1 + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_dst_addr_1 + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_len_1 + + in + + 27 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_ctl_1 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_load_1 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_ready_2 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + h2c_dsc_byp_src_addr_2 + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_dst_addr_2 + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_len_2 + + in + + 27 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_ctl_2 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_load_2 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_ready_3 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + h2c_dsc_byp_src_addr_3 + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_dst_addr_3 + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_len_3 + + in + + 27 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_ctl_3 + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + h2c_dsc_byp_load_3 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + c2h_sts_0 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + h2c_sts_0 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + c2h_sts_1 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + h2c_sts_1 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + c2h_sts_2 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + h2c_sts_2 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + c2h_sts_3 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + h2c_sts_3 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_negotiated_width_o + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_current_speed_o + + out + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ltssm_state_o + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_txprbssel + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rxprbssel + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_txprbsforceerr + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rxprbscntreset + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_loopback + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rxprbserr + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_txinhibit + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rst_fsm + + out + + 4 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_qrst_fsm + + out + + 11 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_rate_fsm + + out + + 39 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_sync_fsm_tx + + out + + 47 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_sync_fsm_rx + + out + + 55 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_drp_fsm + + out + + 55 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_rst_idle + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_qrst_idle + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_rate_idle + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_eyescandataerror + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_rxstatus + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_dmonitorout + + out + + 119 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_cpll_lock + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_qpll_lock + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_rxpmaresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_rxbufstatus + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_txphaligndone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_txphinitdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_txdlysresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_rxphaligndone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_rxdlysresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_rxsyncdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_rxdisperr + + out + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_rxnotintable + + out + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_rxcommadet + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_ch_drp_rdy + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_0 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_1 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_2 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_3 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_4 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_5 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_6 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_7 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_8 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_9 + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_pcieuserratedone + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_loopback + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_txprbsforceerr + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_txinhibit + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_txprbssel + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxprbssel + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxprbscntreset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_txelecidle + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxpmaresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txphaligndone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txphinitdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txdlysresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxphaligndone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxdlysresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxsyncdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_eyescandataerror + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxprbserr + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_dmonfiforeset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_dmonitorclk + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_dmonitorout + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxcommadet + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_phystatus + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxvalid + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxcdrlock + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_pcierateidle + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_pcieuserratestart + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_gtpowergood + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_cplllock + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxoutclk + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxrecclkout + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_qpll1lock + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxstatus + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxbufstatus + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_bufgtdiv + + out + + 8 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_txeq_ctrl + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_txeq_preset + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_rst_fsm + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_txeq_fsm + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_rxeq_fsm + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_rst_idle + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_rrst_n + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + phy_prst_n + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_ch_gt_drpen + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_ch_gt_drpwe + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_ch_gt_drpaddr + + in + + 79 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_ch_gt_drpdi + + in + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_ch_gt_drpclk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_ch_gt_drprdy + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_ch_gt_drpdo + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + mcap_design_switch + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + mcap_eos_in + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + startup_cfgclk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + startup_cfgmclk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + startup_di + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + startup_eos + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + startup_preq + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + startup_do + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + startup_dts + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + startup_fcsbo + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + startup_fcsbts + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + startup_gsr + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + startup_gts + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + startup_keyclearb + + in + + + std_logic + xilinx_elaboratesubcores + + + + 1 + + + + + + false + + + + + + startup_pack + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + startup_usrcclko + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + startup_usrcclkts + + in + + + std_logic + xilinx_elaboratesubcores + + + + 1 + + + + + + false + + + + + + startup_usrdoneo + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + startup_usrdonets + + in + + + std_logic + xilinx_elaboratesubcores + + + + 1 + + + + + + false + + + + + + cap_req + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cap_gnt + + in + + + std_logic + xilinx_elaboratesubcores + + + + 1 + + + + + + false + + + + + + cap_rel + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + atspri_s_axis_rq_tdata + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + atspri_s_axis_rq_tkeep + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + atspri_s_axis_rq_tuser + + in + + 61 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + atspri_s_axis_rq_tlast + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + atspri_s_axis_rq_tvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + atspri_s_axis_rq_tready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + atspri_m_axis_cq_tdata + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + atspri_m_axis_cq_tkeep + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + atspri_m_axis_cq_tuser + + out + + 87 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + atspri_m_axis_cq_tlast + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + atspri_m_axis_cq_tvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + atspri_m_axis_cq_tready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_status_ats_stu + + out + + 4 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_status_ats_en + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_status_pr_en + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_status_pr_rst + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_status_pr_uprgi + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_status_set_uprgi + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_status_pr_rf + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_status_set_rf + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_status_set_s + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_status_clr_s + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_status_ost_pr_alloc + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_read_received + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_write_received + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_register_number + + out + + 9 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_function_number + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_write_data + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_write_byte_enable + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ext_read_data + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_ext_read_data_valid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axis_rq_tdata_out + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_rq_tlast_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_rq_tuser_out + + out + + 61 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_rq_tkeep_out + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_rq_tready_out + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_rq_tvalid_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_rc_tdata_out + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_rc_tuser_out + + out + + 74 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_rc_tlast_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_rc_tkeep_out + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_rc_tvalid_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_rc_tready_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_cq_tdata_out + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_cq_tuser_out + + out + + 87 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_cq_tlast_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_cq_tkeep_out + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_cq_tvalid_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_cq_tready_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_cc_tdata_out + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_cc_tuser_out + + out + + 32 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_cc_tlast_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_cc_tkeep_out + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_cc_tvalid_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_cc_tready_out + + out + + 3 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_pclk_in + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rxusrclk_in + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_rxoutclk_in + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_dclk_in + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_userclk1_in + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_userclk2_in + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_oobclk_in + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_mmcm_lock_in + + in + + + std_logic + xilinx_elaboratesubcores + + + + 1 + + + + + + false + + + + + + pipe_txoutclk_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_rxoutclk_out + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_mmcm_rst_n + + in + + + std_logic + xilinx_elaboratesubcores + + + + 1 + + + + + + false + + + + + + pipe_pclk_sel_out + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_gen3_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpll1refclk + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpll1rate + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpll1pd + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpll1reset + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_qpll1lock_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_qpll1outclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_qpll1outrefclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + int_qpll1lock_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_qpll1outrefclk_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_qpll1outclk_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_pclk_out_slave + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_pipe_rxusrclk_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_rxoutclk_out + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_dclk_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_userclk1_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_userclk2_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_oobclk_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_qplllock_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_qplloutclk_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_qplloutrefclk_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_pclk_sel_slave + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll_drp_crscode + + in + + 11 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll_drp_fsm + + in + + 17 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll_drp_done + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll_drp_reset + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll_qplllock + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll_qplloutclk + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll_qplloutrefclk + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll_qplld + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll_qpllreset + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll_drp_clk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll_drp_rst_n + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll_drp_ovrd + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll_drp_gen3 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll_drp_start + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_qpll0lock + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_gen34_eios_det + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txoutclk + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txoutclkfabric + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxoutclkfabric + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txoutclkpcs + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxoutclkpcs + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txpmareset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxpmareset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_txpcsreset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxpcsreset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxbufreset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxcdrreset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_rxdfelpmreset + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gt_txprogdivresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txpmaresetdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_txsyncdone + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_rxprbslocked + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_usp_qpllxrefclk + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_usp_qpllxrate + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_usp_qpllxrcalenb + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_usp_qpll0pd + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_usp_qpll0reset + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_usp_qpll0lock_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_usp_qpll0outclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_usp_qpll0outrefclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + int_usp_qpll0lock_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_usp_qpll0outrefclk_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_usp_qpll0outclk_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_usp_qpll1pd + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_usp_qpll1reset + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_usp_qpll1lock_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_usp_qpll1outclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_usp_qpll1outrefclk_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + int_usp_qpll1lock_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_usp_qpll1outrefclk_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + int_usp_qpll1outclk_out + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + free_run_clock + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + interrupt_out + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + interrupt_out_msi_vec0to31 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + interrupt_out_msi_vec32to63 + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axib_awid + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_awaddr + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_awregion + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_awlen + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_awsize + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_awburst + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_awvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_wdata + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_wstrb + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_wlast + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_wvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_wuser + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_ruser + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axib_bready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_arid + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_araddr + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_arregion + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_arlen + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_arsize + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_arburst + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_arvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_rready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axib_awready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axib_wready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axib_bid + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axib_bresp + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axib_bvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axib_arready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axib_rid + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axib_rdata + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axib_rresp + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axib_rlast + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axib_rvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_function_status + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_max_read_req + + out + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_max_payload + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_flr_in_process + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_flr_done + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_vf_flr_in_process + + out + + 251 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_vf_flr_func_num + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_vf_flr_done + + in + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msi_enable + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtrefclk01_usp_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtrefclk00_usp_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcierateqpll0_usp_in + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcierateqpll1_usp_in + + out + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll0pd_usp_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll0reset_usp_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll1pd_usp_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll1reset_usp_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll0lock_usp_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll0outclk_usp_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll0outrefclk_usp_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll1lock_usp_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll1outclk_usp_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll1outrefclk_usp_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll0freqlock_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll1freqlock_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcierateqpllpd_usp_out + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcierateqpllreset_usp_out + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gtwiz_reset_rx_done_usp_in + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtwiz_reset_tx_done_usp_in + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtwiz_userclk_rx_active_usp_in + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtwiz_userclk_tx_active_usp_in + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + loopback_usp_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxpd_usp_in + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxprbssel_usp_in + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxrate_usp_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txctrl0_usp_in + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txctrl1_usp_in + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txctrl2_usp_in + + out + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdata_usp_in + + out + + 1023 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdeemph_usp_in + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdiffctrl_usp_in + + out + + 39 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txprbssel_usp_in + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txprecursor_usp_in + + out + + 39 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txrate_usp_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txmaincursor_usp_in + + out + + 55 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txmargin_usp_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txoutclksel_usp_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txpd_usp_in + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txpostcursor_usp_in + + out + + 39 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cpllfreqlock_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rcalenb_usp_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cpllpd_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cpllreset_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + dmonfiforeset_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + dmonitorclk_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + eyescanreset_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtrefclk0_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtrxreset_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gttxreset_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txpisopd_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcieeqrxeqadaptdone_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcierstidle_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pciersttxsyncstart_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcieuserratedone_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + resetovrd_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rx8b10ben_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxbufreset_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxcdrfreqreset_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxcdrhold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxcdrreset_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxcommadeten_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfeagchold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfecfokhold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfekhhold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfelfhold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfelpmreset_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap10hold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap11hold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap12hold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap13hold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap14hold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap15hold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap2hold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap3hold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap4hold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap5hold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap6hold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap7hold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap8hold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap9hold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfeuthold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfevphold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmen_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmgchold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmhfhold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmlfhold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmoshold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxmcommaalignen_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxoshold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxpcommaalignen_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxpcsreset_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxpmareset_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxpolarity_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxprbscntreset_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxprogdivreset_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxslide_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxtermination_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxuserrdy_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxusrclk2_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxusrclk_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + tx8b10ben_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdetectrx_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlybypass_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlyen_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlyhold_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlyovrden_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlysreset_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlyupdown_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txelecidle_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txpcsreset_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphalign_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphalignen_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphdlypd_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphdlyreset_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphdlytstclk_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphinit_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphovrden_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxratemode_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txpmareset_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txprbsforceerr_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txprogdivreset_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txswing_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txsyncallin_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txsyncin_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txsyncmode_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txuserrdy_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txusrclk2_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txusrclk_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxclkcorcnt_usp_out + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtcemask_usp_out + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtrstmask_usp_out + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxbufstatus_usp_out + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxstatus_usp_out + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxctrl2_usp_out + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxctrl3_usp_out + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtdiv_usp_out + + in + + 71 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + dmonitorout_usp_out + + in + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxctrl0_usp_out + + in + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxctrl1_usp_out + + in + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxdata_usp_out + + in + + 1023 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtreset_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtce_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cplllock_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gtpowergood_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcierategen3_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcierateidle_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pciesynctxsyncdone_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcieusergen3rdy_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcieuserphystatusrst_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcieuserratestart_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + phystatus_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxbyteisaligned_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxbyterealign_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxcdrlock_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxcommadet_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxphaligndone_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxpmaresetdone_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxdlysresetdone_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxelecidle_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxoutclk_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxoutclkfabric_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxoutclkpcs_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxprbserr_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxprbslocked_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxratedone_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxrecclkout_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxresetdone_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxsyncdone_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txdlysresetdone_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxvalid_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txoutclk_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txoutclkfabric_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txoutclkpcs_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txphaligndone_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txphinitdone_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txpmaresetdone_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txprgdivresetdone_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txresetdone_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txsyncdone_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txsyncout_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drpaddr_usp_in + + out + + 79 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drpen_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drpdi_usp_in + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drpwe_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drprst_usp_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_bufg_gt_ce + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_bufg_gt_reset + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_rst_idle + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_txoutclk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_bufgtcemask + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_gt_bufgtrstmask + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_bufgtdiv + + out + + 8 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + ext_phy_clk_pclk2_gt + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_int_clock + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_pclk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_phy_pclk2 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_phy_coreclk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_phy_userclk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + ext_phy_clk_phy_mcapclk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drpdo_usp_out + + in + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drprdy_usp_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drpclk_usp_in + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdlysresetdone_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxelecidle_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxoutclk_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxphaligndone_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxpmaresetdone_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxprbserr_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxprbslocked_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxprgdivresetdone_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxratedone_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxresetdone_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxsyncdone_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxvalid_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txdlysresetdone_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txoutclk_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txphaligndone_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txphinitdone_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txpmaresetdone_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txprgdivresetdone_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txresetdone_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txsyncout_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + txsyncdone_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cplllock_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + eyescandataerror_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gtpowergood_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcierategen3_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcierateidle_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pciesynctxsyncdone_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcieusergen3rdy_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcieuserphystatusrst_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcieuserratestart_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + phystatus_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxbyteisaligned_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxbyterealign_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxcdrlock_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxcommadet_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gthtxn_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gthtxp_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drprdy_us_out + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcierateqpllpd_us_out + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcierateqpllreset_us_out + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxclkcorcnt_us_out + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtce_us_out + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtcemask_us_out + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtreset_us_out + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtrstmask_us_out + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxbufstatus_us_out + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxstatus_us_out + + in + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxctrl2_us_out + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxctrl3_us_out + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + bufgtdiv_us_out + + in + + 71 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcsrsvdout_us_out + + in + + 95 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + drpdo_us_out + + in + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxctrl0_us_out + + in + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxctrl1_us_out + + in + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + dmonitorout_us_out + + in + + 135 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rxdata_us_out + + in + + 1023 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + gtwiz_reset_rx_done_us_in + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtwiz_reset_tx_done_us_in + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtwiz_userclk_rx_active_us_in + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtwiz_userclk_tx_active_us_in + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtwiz_userclk_tx_reset_us_in + + out + + 0 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cpllpd_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfeagchold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfecfokhold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfelfhold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfekhhold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap2hold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap3hold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap4hold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap5hold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap6hold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap7hold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap8hold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap9hold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap10hold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap11hold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap12hold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap13hold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap14hold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfetap15hold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfeuthold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxdfevphold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxoshold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmgchold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmhfhold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmlfhold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmoshold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cpllreset_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + dmonfiforeset_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + dmonitorclk_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drpclk_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drpen_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drpwe_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + eyescanreset_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gthrxn_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gthrxp_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtrefclk0_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtrxreset_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gttxreset_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcieeqrxeqadaptdone_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcierstidle_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pciersttxsyncstart_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcieuserratedone_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rx8b10ben_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxbufreset_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxcdrhold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxcommadeten_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxlpmen_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxmcommaalignen_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxpcommaalignen_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxpolarity_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxprbscntreset_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxprogdivreset_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxratemode_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxslide_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxuserrdy_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxusrclk2_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxusrclk_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + tx8b10ben_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdeemph_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdetectrx_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlybypass_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlyen_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlyhold_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlyovrden_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlysreset_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdlyupdown_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txelecidle_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txinhibit_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphalign_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphalignen_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphdlypd_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphdlyreset_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphdlytstclk_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphinit_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txphovrden_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txprbsforceerr_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txprogdivreset_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txswing_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txsyncallin_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txsyncin_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txsyncmode_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txuserrdy_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txusrclk2_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txusrclk_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxpd_us_in + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txpd_us_in + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + loopback_us_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxrate_us_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txrate_us_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txmargin_us_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txoutclksel_us_in + + out + + 23 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + rxprbssel_us_in + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdiffctrl_us_in + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txprbssel_us_in + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txprecursor_us_in + + out + + 39 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txpostcursor_us_in + + out + + 39 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txmaincursor_us_in + + out + + 55 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txctrl2_us_in + + out + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drpaddr_us_in + + out + + 71 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + drpdi_us_in + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcsrsvdin_us_in + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txctrl0_us_in + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txctrl1_us_in + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + txdata_us_in + + out + + 1023 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll0clk_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll0refclk_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll1clk_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll1refclk_us_in + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + gtrefclk01_us_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll1pd_us_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll1reset_us_in + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpll1lock_us_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll1outclk_us_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpll1outrefclk_us_out + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + qpllrsvd2_us_in + + out + + 9 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + qpllrsvd3_us_in + + out + + 9 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msix_enable + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msix_mask + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msix_data + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msix_address + + in + + 63 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msix_int + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msi_sent + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msi_fail + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msix_sent + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msix_fail + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ltssm_state_sd + + in + + 5 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + user_lnk_up_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + phy_rdy_out_sd + + in + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_function_status_sd + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_max_read_req_sd + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_max_payload_sd + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_flr_done_sd + + out + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_flr_in_process_sd + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axis_rq_tdata_sd + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_rq_tlast_sd + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_rq_tuser_sd + + out + + 61 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_rq_tkeep_sd + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_rq_tready_sd + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axis_rq_tvalid_sd + + out + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axis_rc_tdata_sd + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axis_rc_tuser_sd + + in + + 74 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axis_rc_tlast_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axis_rc_tkeep_sd + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axis_rc_tvalid_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axis_rc_tready_sd + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + m_axis_cq_tdata_sd + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axis_cq_tuser_sd + + in + + 87 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axis_cq_tlast_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axis_cq_tkeep_sd + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axis_cq_tvalid_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + m_axis_cq_tready_sd + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_cc_tdata_sd + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_cc_tuser_sd + + out + + 32 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_cc_tlast_sd + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_cc_tkeep_sd + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_cc_tvalid_sd + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axis_cc_tready_sd + + in + + 3 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + user_clk_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + user_reset_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcie_cq_np_req_sd + + out + + 1 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + pcie_cq_np_req_count_sd + + in + + 5 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcie_tfc_nph_av_sd + + in + + 3 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcie_tfc_npd_av_sd + + in + + 3 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcie_rq_seq_num_vld0_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcie_rq_seq_num0_sd + + in + + 5 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcie_rq_seq_num_vld1_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pcie_rq_seq_num1_sd + + in + + 5 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_fc_nph_sd + + in + + 7 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_fc_sel_sd + + out + + 2 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_phy_link_down_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_phy_link_status_sd + + in + + 1 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_negotiated_width_sd + + in + + 2 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_current_speed_sd + + in + + 1 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_pl_status_change_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_hot_reset_out_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_ds_port_number_sd + + out + + 7 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ds_bus_number_sd + + out + + 7 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ds_device_number_sd + + out + + 4 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_ds_function_number_sd + + out + + 2 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_err_uncor_in_sd + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_err_cor_in_sd + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_link_training_enable_sd + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_vf_flr_in_process_sd + + in + + 251 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_dsn_sd + + out + + 63 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_int_sd + + out + + 3 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_sent_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_pending_sd + + out + + 3 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msi_enable_sd + + in + + 3 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msi_mask_update_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msi_data_sd + + in + + 31 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msi_int_sd + + out + + 31 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msi_pending_status_sd + + out + + 31 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msi_pending_status_data_enable_sd + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msi_pending_status_function_num_sd + + out + + 3 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msi_attr_sd + + out + + 2 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msi_tph_present_sd + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msi_tph_type_sd + + out + + 1 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msi_tph_st_tag_sd + + out + + 8 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msi_function_number_sd + + out + + 3 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msi_sent_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msi_fail_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msix_int_sd + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msix_data_sd + + out + + 31 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msix_address_sd + + out + + 63 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_interrupt_msix_enable_sd + + in + + 3 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msix_mask_sd + + in + + 3 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msix_vf_enable_sd + + in + + 251 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_interrupt_msix_vf_mask_sd + + in + + 251 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_err_cor_out_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_err_nonfatal_out_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_err_fatal_out_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_local_error_out_sd + + in + + 4 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_msg_received_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_msg_received_data_sd + + in + + 7 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_msg_received_type_sd + + in + + 4 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cfg_msg_transmit_sd + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_msg_transmit_type_sd + + out + + 2 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_msg_transmit_data_sd + + out + + 31 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cfg_msg_transmit_done_sd + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + rd_interrupt + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + wr_interrupt + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ats_pri_en + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + gt_drp_clk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + core_clk + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_active_req_tx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_active_ack_tx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_deact_hint_tx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_valid_tx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_crdgnt_tx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_crdrtn_tx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_cntl_tx + + in + + 13 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_data_tx + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_valid_chk_tx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_crdgnt_chk_tx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_crdrtn_chk_tx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_cntl_chk_tx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_data_chk_tx + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_active_req_rx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_active_ack_rx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_deact_hint_rx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_valid_rx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_crdgnt_rx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_crdrtn_rx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_cntl_rx + + out + + 13 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_data_rx + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_valid_chk_rx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_crdgnt_chk_rx + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + cxs0_crdrtn_chk_rx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_cntl_chk_rx + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + cxs0_data_chk_rx + + out + + 31 + 0 + + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + ccix_optimized_tlp_tx_and_rx_enable_in + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_aclk + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 13 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_arcache + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_arid + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_arlock + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_arprot + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_arqos + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_aruser + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 13 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awcache + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awlock + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awprot + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awqos + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awuser + + in + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_bid + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_rdata + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_rid + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_wdata + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + s_axi_wstrb + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc0_ats_s_axis_rq_tvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc0_ats_s_axis_rq_tready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc0_ats_s_axis_rq_tdata + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc0_ats_s_axis_rq_tkeep + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc0_ats_s_axis_rq_tlast + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc0_ats_s_axis_rq_tuser + + in + + 61 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc0_ats_m_axis_rc_tvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc0_ats_m_axis_rc_tready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc0_ats_m_axis_rc_tdata + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc0_ats_m_axis_rc_tkeep + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc0_ats_m_axis_rc_tlast + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc0_ats_m_axis_rc_tuser + + out + + 74 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc0_ats_s_axis_cc_tvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc0_ats_s_axis_cc_tready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc0_ats_s_axis_cc_tdata + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc0_ats_s_axis_cc_tkeep + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc0_ats_s_axis_cc_tlast + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc0_ats_s_axis_cc_tuser + + in + + 32 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc0_ats_m_axis_cq_tvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc0_ats_m_axis_cq_tready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc0_ats_m_axis_cq_tdata + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc0_ats_m_axis_cq_tkeep + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc0_ats_m_axis_cq_tlast + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc0_ats_m_axis_cq_tuser + + out + + 87 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc1_ats_s_axis_rq_tvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc1_ats_s_axis_rq_tready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc1_ats_s_axis_rq_tdata + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc1_ats_s_axis_rq_tkeep + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc1_ats_s_axis_rq_tlast + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc1_ats_s_axis_rq_tuser + + in + + 61 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc1_ats_m_axis_rc_tvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc1_ats_m_axis_rc_tready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc1_ats_m_axis_rc_tdata + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc1_ats_m_axis_rc_tkeep + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc1_ats_m_axis_rc_tlast + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc1_ats_m_axis_rc_tuser + + out + + 74 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc1_ats_s_axis_cc_tvalid + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc1_ats_s_axis_cc_tready + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc1_ats_s_axis_cc_tdata + + in + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc1_ats_s_axis_cc_tkeep + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc1_ats_s_axis_cc_tlast + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc1_ats_s_axis_cc_tuser + + in + + 32 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc1_ats_m_axis_cq_tvalid + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc1_ats_m_axis_cq_tready + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + sc1_ats_m_axis_cq_tdata + + out + + 255 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc1_ats_m_axis_cq_tkeep + + out + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc1_ats_m_axis_cq_tlast + + out + + + std_logic + xilinx_elaboratesubcores + + + + + + + false + + + + + + sc1_ats_m_axis_cq_tuser + + out + + 87 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_ctl_in_tx0 + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_debug_ctl_in_tx1 + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_debug_ctl_in_rx0 + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_debug_ctl_in_rx1 + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_debug_ltssm_rec_spd_1 + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_debug_ltssm_pol_act + + in + + + std_logic + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_debug_ctl_vec4 + + in + + 3 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_debug_mux_ctl + + in + + 31 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + 0 + + + + + + false + + + + + + pipe_debug_debug_out_128_0 + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_debug_out_ext_16_0 + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_debug_out_128_1 + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_debug_out_ext_16_1 + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_debug_out_128_2 + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_debug_out_ext_16_2 + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_debug_out_128_3 + + out + + 127 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_debug_out_ext_16_3 + + out + + 15 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_inject_tx_status + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + pipe_debug_inject_rx_status + + out + + 7 + 0 + + + + std_logic_vector + xilinx_elaboratesubcores + + + + + + + false + + + + + + + + COMPONENT_NAME + xdma_0 + + + PL_UPSTREAM_FACING + Pl Upstream Facing + true + + + TL_LEGACY_MODE_ENABLE + Tl Legacy Mode Enable + false + + + PCIE_BLK_LOCN + 8 + + + PL_LINK_CAP_MAX_LINK_WIDTH + Pl Link Cap Max Link Width + 8 + + + PL_LINK_CAP_MAX_LINK_SPEED + Pl Link Cap Max Link Speed + 4 + + + REF_CLK_FREQ + Ref Clk Freq + 0 + + + DRP_CLK_SEL + DRP CLK SEL + 0 + + + FREE_RUN_FREQ + Ref Clk Freq + 0 + + + AXI_ADDR_WIDTH + AXI Address width + 64 + + + AXI_DATA_WIDTH + AXI data width + 256 + + + CORE_CLK_FREQ + Core Clk Freq + 2 + + + PLL_TYPE + PLL Type + 2 + + + USER_CLK_FREQ + User Clk Freq + 2 + + + SILICON_REV + Silicon Revision + Pre-Production + + + PIPE_SIM + Enable External PIPE Interface + false + + + EXT_CH_GT_DRP + false + + + PCIE3_DRP + false + + + DEDICATE_PERST + false + + + SYS_RESET_POLARITY + 0 + + + MCAP_ENABLEMENT + NONE + + + EXT_STARTUP_PRIMITIVE + EXT STARTUP PRIMITIVE + false + + + PF0_VENDOR_ID + pf0 Vendor Id + 0x10EE + + + PF0_DEVICE_ID + Pf0 Device Id + 0x9038 + + + PF0_REVISION_ID + Pf0 Revision Id + 0x00 + + + PF0_SUBSYSTEM_VENDOR_ID + Pf0 Subsystem Vendor Id + 0x10EE + + + PF0_SUBSYSTEM_ID + Pf0 Subsystem Id + 0x0007 + + + PF0_CLASS_CODE + Pf0 Class Code + 0x070001 + + + PF1_VENDOR_ID + pf1 Vendor Id + 0x10EE + + + PF1_DEVICE_ID + Pf1 Device Id + 0x9111 + + + PF1_REVISION_ID + Pf1 Revision Id + 0x00 + + + PF1_SUBSYSTEM_VENDOR_ID + Pf1 Subsystem Vendor Id + 0x10EE + + + PF1_SUBSYSTEM_ID + Pf1 Subsystem Id + 0x0007 + + + PF1_CLASS_CODE + Pf1 Class Code + 0x070001 + + + PF2_DEVICE_ID + Pf2 Device Id + 0x9211 + + + PF2_REVISION_ID + Pf2 Revision Id + 0x00 + + + PF2_SUBSYSTEM_ID + Pf3 Subsystem Id + 0x0007 + + + PF3_DEVICE_ID + Pf3 Device Id + 0x9311 + + + PF3_REVISION_ID + Pf3 Revision Id + 0x00 + + + PF3_SUBSYSTEM_ID + Pf3 Subsystem Id + 0x0007 + + + AXILITE_MASTER_APERTURE_SIZE + Pf0 Bar0 Aperture Size + 0x0D + + + AXILITE_MASTER_CONTROL + Pf0 Bar0 Control + 0x0 + + + XDMA_APERTURE_SIZE + Pf0 Bar1 Aperture Size + 0x09 + + + XDMA_CONTROL + Pf0 Bar1 Control + 0x4 + + + AXIST_BYPASS_APERTURE_SIZE + Pf0 Bar2 Aperture Size + 0x0D + + + AXIST_BYPASS_CONTROL + Pf0 Bar2 Control + 0x0 + + + PF0_INTERRUPT_PIN + pf1 Interrupt Pin + 0x1 + + + PF0_MSI_CAP_MULTIMSGCAP + pf0 Msi Cap Multimsgcap + 0 + + + C_COMP_TIMEOUT + c_comp_timeout + 1 + + + C_TIMEOUT0_SEL + 0xE + + + C_TIMEOUT1_SEL + 0xF + + + C_TIMEOUT_MULT + 0x3 + + + C_OLD_BRIDGE_TIMEOUT + 0 + + + SHARED_LOGIC + 1 + + + SHARED_LOGIC_CLK + false + + + SHARED_LOGIC_BOTH + false + + + SHARED_LOGIC_GTC + false + + + SHARED_LOGIC_GTC_7XG2 + false + + + SHARED_LOGIC_CLK_7XG2 + false + + + SHARED_LOGIC_BOTH_7XG2 + false + + + EN_TRANSCEIVER_STATUS_PORTS + false + + + IS_BOARD_PROJECT + Is Board Flow Enabled + 0 + + + EN_GT_SELECTION + FALSE + + + SELECT_QUAD + GTY_Quad_227 + + + ULTRASCALE + FALSE + + + ULTRASCALE_PLUS + TRUE + + + V7_GEN3 + FALSE + + + MSI_ENABLED + TRUE + + + DEV_PORT_TYPE + 0 + + + XDMA_AXI_INTF_MM + 0 + + + XDMA_PCIE_64BIT_EN + xdma_pcie_64bit_en + + + XDMA_AXILITE_MASTER + FALSE + + + XDMA_AXIST_BYPASS + FALSE + + + XDMA_RNUM_CHNL + 1 + + + XDMA_WNUM_CHNL + 1 + + + XDMA_AXILITE_SLAVE + FALSE + + + XDMA_NUM_USR_IRQ + 1 + + + XDMA_RNUM_RIDS + 32 + + + XDMA_WNUM_RIDS + 16 + + + C_M_AXI_ID_WIDTH + 4 + + + C_AXIBAR_NUM + 1 + + + C_FAMILY + virtexuplus + + + XDMA_NUM_PCIE_TAG + 256 + + + EN_AXI_MASTER_IF + Enable AXI Master IF + TRUE + + + EN_WCHNL_0 + TRUE + + + EN_WCHNL_1 + FALSE + + + EN_WCHNL_2 + FALSE + + + EN_WCHNL_3 + FALSE + + + EN_WCHNL_4 + FALSE + + + EN_WCHNL_5 + FALSE + + + EN_WCHNL_6 + FALSE + + + EN_WCHNL_7 + FALSE + + + EN_RCHNL_0 + TRUE + + + EN_RCHNL_1 + FALSE + + + EN_RCHNL_2 + FALSE + + + EN_RCHNL_3 + FALSE + + + EN_RCHNL_4 + FALSE + + + EN_RCHNL_5 + FALSE + + + EN_RCHNL_6 + FALSE + + + EN_RCHNL_7 + FALSE + + + XDMA_DSC_BYPASS + FALSE + + + C_METERING_ON + 1 + + + RX_DETECT + Receiver Detect + 0 + + + C_ATS_ENABLE + ATS Extended Capability Enable + FALSE + + + C_ATS_CAP_NEXTPTR + 0x000 + + + C_PR_CAP_NEXTPTR + 0x000 + + + C_PRI_ENABLE + Page Request Extended Capability Enable + FALSE + + + DSC_BYPASS_RD + 0 + + + DSC_BYPASS_WR + 0 + + + XDMA_STS_PORTS + FALSE + + + MSIX_ENABLED + FALSE + + + WR_CH0_ENABLED + FALSE + + + WR_CH1_ENABLED + FALSE + + + WR_CH2_ENABLED + FALSE + + + WR_CH3_ENABLED + FALSE + + + RD_CH0_ENABLED + FALSE + + + RD_CH1_ENABLED + FALSE + + + RD_CH2_ENABLED + FALSE + + + RD_CH3_ENABLED + FALSE + + + CFG_MGMT_IF + TRUE + + + RQ_SEQ_NUM_IGNORE + 0 + + + CFG_EXT_IF + FALSE + + + LEGACY_CFG_EXT_IF + FALSE + + + C_PARITY_CHECK + 0 + + + C_PARITY_GEN + 0 + + + C_PARITY_PROP + 0 + + + C_ECC_ENABLE + 0 + + + EN_DEBUG_PORTS + FALSE + + + VU9P_BOARD + FALSE + + + ENABLE_JTAG_DBG + FALSE + + + ENABLE_IBERT + false + + + MM_SLAVE_EN + 0 + + + DMA_EN + 1 + + + C_AXIBAR_0 + 0x0000000000000000 + + + C_AXIBAR_1 + 0x0000000000000000 + + + C_AXIBAR_2 + 0x0000000000000000 + + + C_AXIBAR_3 + 0x0000000000000000 + + + C_AXIBAR_4 + 0x0000000000000000 + + + C_AXIBAR_5 + 0x0000000000000000 + + + C_AXIBAR_HIGHADDR_0 + 0x0000000000000000 + + + C_AXIBAR_HIGHADDR_1 + 0x0000000000000000 + + + C_AXIBAR_HIGHADDR_2 + 0x0000000000000000 + + + C_AXIBAR_HIGHADDR_3 + 0x0000000000000000 + + + C_AXIBAR_HIGHADDR_4 + 0x0000000000000000 + + + C_AXIBAR_HIGHADDR_5 + 0x0000000000000000 + + + C_AXIBAR2PCIEBAR_0 + 0x0000000000000000 + + + C_AXIBAR2PCIEBAR_1 + 0x0000000000000000 + + + C_AXIBAR2PCIEBAR_2 + 0x0000000000000000 + + + C_AXIBAR2PCIEBAR_3 + 0x0000000000000000 + + + C_AXIBAR2PCIEBAR_4 + 0x0000000000000000 + + + C_AXIBAR2PCIEBAR_5 + 0x0000000000000000 + + + EN_AXI_SLAVE_IF + Enable AXI Slave IF + TRUE + + + C_INCLUDE_BAROFFSET_REG + 1 + + + C_BASEADDR + 0x00001000 + + + C_HIGHADDR + 0x00001FFF + + + C_S_AXI_ID_WIDTH + 4 + + + C_S_AXI_NUM_READ + AXI Address width + 8 + + + C_M_AXI_NUM_READ + AXI Address width + 8 + + + C_S_AXI_NUM_WRITE + AXI Address width + 8 + + + C_M_AXI_NUM_WRITE + AXI Address width + 16 + + + MSIX_IMPL_EXT + FALSE + + + AXI_ACLK_LOOPBACK + FALSE + + + PF0_BAR0_APERTURE_SIZE + Pf0 Bar0 Aperture Size + 0x0A + + + PF0_BAR0_CONTROL + Pf0 Bar0 Control + 0x4 + + + PF0_BAR1_APERTURE_SIZE + Pf0 Bar1 Aperture Size + 0x05 + + + PF0_BAR1_CONTROL + Pf0 Bar1 Control + 0x0 + + + PF0_BAR2_APERTURE_SIZE + Pf0 Bar2 Aperture Size + 0x05 + + + PF0_BAR2_CONTROL + Pf0 Bar2 Control + 0x0 + + + PF0_BAR3_APERTURE_SIZE + Pf0 Bar3 Aperture Size + 0x05 + + + PF0_BAR3_CONTROL + Pf0 Bar3 Control + 0x0 + + + PF0_BAR4_APERTURE_SIZE + Pf0 Bar4 Aperture Size + 0x05 + + + PF0_BAR4_CONTROL + Pf0 Bar4 Control + 0x0 + + + PF0_BAR5_APERTURE_SIZE + Pf0 Bar5 Aperture Size + 0x05 + + + PF0_BAR5_CONTROL + Pf0 Bar5 Control + 0x0 + + + PCIEBAR_NUM + 6 + + + C_PCIEBAR2AXIBAR_0 + 0x0000000000000000 + + + C_PCIEBAR2AXIBAR_1 + 0x0000000000000000 + + + C_PCIEBAR2AXIBAR_2 + 0x0000000000000000 + + + C_PCIEBAR2AXIBAR_3 + 0x0000000000000000 + + + C_PCIEBAR2AXIBAR_4 + 0x0000000000000000 + + + C_PCIEBAR2AXIBAR_5 + 0x0000000000000000 + + + BARLITE1 + 0 + + + BARLITE2 + 7 + + + VCU118_BOARD + FALSE + + + SPLIT_DMA + FALSE + + + PIPE_LINE_STAGE + 2 + + + AXIS_PIPE_LINE_STAGE + 0 + + + MULT_PF_DES + FALSE + + + RUNBIT_FIX + FALSE + + + xlnx_ref_board + None + + + GTWIZ_IN_CORE + 1 + + + GTCOM_IN_CORE + 2 + + + INS_LOSS_PROFILE + Add-in_Card + + + FUNC_MODE + 1 + + + PF1_ENABLED + 0 + + + DMA_RESET_SOURCE_SEL + 0 + + + PF1_BAR0_APERTURE_SIZE + Pf0 Bar0 Aperture Size + 0x12 + + + PF1_BAR0_CONTROL + Pf0 Bar0 Control + 0x4 + + + PF1_BAR1_APERTURE_SIZE + Pf0 Bar1 Aperture Size + 0x0A + + + PF1_BAR1_CONTROL + Pf0 Bar1 Control + 0x0 + + + PF1_BAR2_APERTURE_SIZE + Pf0 Bar2 Aperture Size + 0x0A + + + PF1_BAR2_CONTROL + Pf0 Bar2 Control + 0x6 + + + PF1_BAR3_APERTURE_SIZE + Pf0 Bar3 Aperture Size + 0x0A + + + PF1_BAR3_CONTROL + Pf0 Bar3 Control + 0x0 + + + PF1_BAR4_APERTURE_SIZE + Pf0 Bar4 Aperture Size + 0x0A + + + PF1_BAR4_CONTROL + Pf0 Bar4 Control + 0x6 + + + PF1_BAR5_APERTURE_SIZE + Pf0 Bar5 Aperture Size + 0x0A + + + PF1_BAR5_CONTROL + Pf0 Bar5 Control + 0x0 + + + PF1_PCIEBAR2AXIBAR_0 + 0x0000000000000000 + + + PF1_PCIEBAR2AXIBAR_1 + 0x0000000000000000 + + + PF1_PCIEBAR2AXIBAR_2 + 0x0000000000000000 + + + PF1_PCIEBAR2AXIBAR_3 + 0x0000000000000000 + + + PF1_PCIEBAR2AXIBAR_4 + 0x0000000000000000 + + + PF1_PCIEBAR2AXIBAR_5 + 0x0000000000000000 + + + C_MSIX_INT_TABLE_EN + 0 + + + VU9P_TUL_EX + VU9P TUL board + FALSE + + + PCIE_BLK_TYPE + 0 + + + CCIX_ENABLE + Ccix Enable + FALSE + + + CCIX_DVSEC + Ccix Dvsec Enable + FALSE + + + EXT_SYS_CLK_BUFG + FALSE + + + C_NUM_OF_SC + 1 + + + USR_IRQ_EXDES + FALSE + + + AXI_VIP_IN_EXDES + FALSE + + + PIPE_DEBUG_EN + FALSE + + + XDMA_NON_INCREMENTAL_EXDES + FALSE + + + XDMA_ST_INFINITE_DESC_EXDES + FALSE + + + EXT_XVC_VSEC_ENABLE + Tl Enable to add the PCIe XVC-VSEC to the Examlpe Design + FALSE + + + ACS_EXT_CAP_ENABLE + FALSE + + + EN_PCIE_DEBUG_PORTS + FALSE + + + MULTQ_EN + 0 + + + DMA_MM + 0 + + + DMA_ST + 1 + + + C_PCIE_PFS_SUPPORTED + 0 + + + C_SRIOV_EN + 0 + + + BARLITE_EXT_PF0 + 0x00 + + + BARLITE_EXT_PF1 + 0x00 + + + BARLITE_EXT_PF2 + 0x00 + + + BARLITE_EXT_PF3 + 0x00 + + + BARLITE_INT_PF0 + 0x01 + + + BARLITE_INT_PF1 + 0x00 + + + BARLITE_INT_PF2 + 0x00 + + + BARLITE_INT_PF3 + 0x00 + + + NUM_VFS_PF0 + 0 + + + NUM_VFS_PF1 + 0 + + + NUM_VFS_PF2 + 0 + + + NUM_VFS_PF3 + 0 + + + FIRSTVF_OFFSET_PF0 + 0 + + + FIRSTVF_OFFSET_PF1 + 0 + + + FIRSTVF_OFFSET_PF2 + 0 + + + FIRSTVF_OFFSET_PF3 + 0 + + + VF_BARLITE_EXT_PF0 + 0x00 + + + VF_BARLITE_EXT_PF1 + 0x00 + + + VF_BARLITE_EXT_PF2 + 0x00 + + + VF_BARLITE_EXT_PF3 + 0x00 + + + VF_BARLITE_INT_PF0 + 0x01 + + + VF_BARLITE_INT_PF1 + 0x01 + + + VF_BARLITE_INT_PF2 + 0x01 + + + VF_BARLITE_INT_PF3 + 0x01 + + + C_C2H_NUM_CHNL + 1 + + + C_H2C_NUM_CHNL + 1 + + + H2C_XDMA_CHNL + 0x0F + + + C2H_XDMA_CHNL + 0x0F + + + AXISTEN_IF_ENABLE_MSG_ROUTE + 0x00000 + + + ENABLE_MORE + FALSE + + + DISABLE_BRAM_PIPELINE + FALSE + + + DISABLE_EQ_SYNCHRONIZER + FALSE + + + C_ENABLE_RESOURCE_REDUCTION + FALSE + + + GEN4_EIEOS_0S7 + TRUE + + + C_S_AXI_SUPPORTS_NARROW_BURST + 0 + + + ENABLE_ATS_SWITCH + ATS Switch Enable + FALSE + + + C_ATS_SWITCH_UNIQUE_BDF + 1 + + + C_LAST_CORE_CAP_ADDR + 0x100 + + + C_VSEC_CAP_ADDR + 0x128 + + + SOFT_RESET_EN + FALSE + + + INTERRUPT_OUT_WIDTH + 1 + + + C_MSI_RX_PIN_EN + 0 + + + C_INTX_RX_PIN_EN + 1 + + + PCIE_ID_IF + FALSE + + + TL_PF_ENABLE_REG + 0 + + + AXSIZE_BYTE_ACCESS_EN + FALSE + + + + + + choice_list_08bf412c + 128 + 256 + 512 + + + choice_list_0be33969 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + 8 + 9 + 10 + 11 + 12 + 13 + 14 + 15 + 16 + + + choice_list_0f93492c + Chip-to-Chip + Add-in_Card + Backplane + + + choice_list_110bd32e + 2 + 4 + + + choice_list_1cfc6134 + 1 + 1 + 2 + 4 + 8 + 16 + 32 + 64 + 128 + 256 + 512 + + + choice_list_1e9fb93b + X1 + X2 + X4 + X8 + X16 + + + choice_list_24b724fb + Basic + Advanced + + + choice_list_2dba17cd + None + Check_Parity + Propagate_Parity + + + choice_list_34d65ff4 + 128 + + + choice_list_35d06715 + 2 + + + choice_list_38306dd1 + SOFT + HARD + + + choice_list_3ca2cbc7 + BAR_0 + + + choice_list_3cee6ea1 + 16450_compatible_serial_controller + 16550_compatible_serial_controller + 16650_compatible_serial_controller + 16750_compatible_serial_controller + 16850_compatible_serial_controller + 16950_compatible_serial_controller + Bi_directional_parallel_port + ECP_1.X_compliant_parallel_port + GPIB(IEEE_488.1/2)_controller + Generic_XT_compatible_serial_controller + Generic_modem + Hayes_compatible_modem_with_16450_compatible_interface + Hayes_compatible_modem_with_16550_compatible_interface + Hayes_compatible_modem_with_16650_compatible_interface + Hayes_compatible_modem_with_16750_compatible_interface + IEEE_1284_controller + IEEE_1284_target_device + Multiport_serial_controller + Other_communications_device + Parallel_port + Smart_Card + + + choice_list_4665eb01 + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + + + choice_list_47140c0d + 0000 + 0001 + + + choice_list_4a68658a + None + Tandem_PROM + Tandem_PCIe + Tandem_PCIe_with_Field_Updates + PR_over_PCIe + + + choice_list_4e419c85 + Default + Falling_Edge + + + choice_list_504db607 + GTY_Quad_228 + GTY_Quad_227 + GTY_Quad_226 + GTY_Quad_225 + GTY_Quad_224 + + + choice_list_52d29139 + Bytes + Kilobytes + Megabytes + Gigabytes + + + choice_list_574f38f3 + 2.5_GT/s + 5.0_GT/s + 8.0_GT/s + + + choice_list_57749bc8 + DMA + + + choice_list_589df8e9 + RAM + Other_memory_controller + Flash + + + choice_list_5e150e6c + 50us + 50ms + + + choice_list_5e2921cd + Kilobytes + + + choice_list_5e45706a + 1_vector + 2_vectors + 4_vectors + 8_vectors + 16_vectors + 32_vectors + + + choice_list_640e51e1 + DMA + AXI_Bridge + + + choice_list_6727dfa6 + 1 + 0 + + + choice_list_6a0870a7 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + 8 + 9 + 10 + 11 + 12 + 13 + 14 + 15 + 16 + 17 + 18 + 19 + 20 + 21 + 22 + 23 + 24 + 25 + 26 + 27 + 28 + 29 + 30 + 31 + + + choice_list_6b979ebc + 250 + + + choice_list_6eff49bd + ACTIVE_LOW + ACTIVE_HIGH + + + choice_list_7a7dde49 + true + false + + + choice_list_8112d406 + 8 + 16 + 32 + + + choice_list_81ddc592 + Kilobytes + Megabytes + Gigabytes + Terabytes + Petabytes + Exabytes + + + choice_list_86c5d341 + 500 + + + choice_list_88156f2e + QPLL1 + QPLL0 + + + choice_list_8a9e69a3 + AXI_Lite_Master + DMA + + + choice_list_8aad6ae4 + 1 + 2 + + + choice_list_8af5a703 + 0 + 1 + + + choice_list_8b5e4915 + 4 + 5 + + + choice_list_914704bd + 100_MHz + 125_MHz + + + choice_list_91b49d0b + 0 + 1 + 2 + 3 + 4 + 5 + 6 + 7 + 8 + 9 + 10 + 11 + 12 + 13 + 14 + 15 + + + choice_list_97bc19ec + 256_bit + + + choice_list_993a8980 + Wireless_controller + Satellite_communication_controllers + Data_acquisition_and_signal_processing_controllers + Intelligent_I/O_controllers + Docking_stations + Device_was_built_before_Class_Code_definitions_were_finalized + Memory_controller + Simple_communication_controllers + Serial_bus_controllers + Encryption/Decryption_controllers + Display_controller + Multimedia_device + Input_devices + Mass_storage_controller + Processors + Device_does_not_fit_in_any_defined_classes + Bridge_device + Network_controller + Base_system_peripherals + + + choice_list_9aec9108 + Internal + External + + + choice_list_9e15bd51 + CONSTANT + + + choice_list_9f5580fd + Pre-Production + + + choice_list_a71f3969 + AXI_Memory_Mapped + AXI_Stream + + + choice_list_a8dbd818 + X0Y1 + X0Y3 + X1Y2 + X1Y4 + + + choice_list_aa031417 + 1 + 2 + 3 + 4 + + + choice_list_ab8591cd + PCI_Express_Endpoint_device + PCI_Express_Endpoint_device + + + choice_list_ac75ef1e + Custom + + + choice_list_ae9f88f6 + 1 + + + choice_list_b0ffef10 + 0 + 1 + 2 + 3 + 4 + 5 + 7 + + + choice_list_bdd7203f + True + False + + + choice_list_bea500ca + None + MSI-X_External + MSI-X_Internal + MSI-X_AXI4-Stream + + + choice_list_c0448d62 + None + VCU117 + VCU119 + ZCU117 + KCU116 + VCU1262 + VCU1299 + VCU1525 + KC705 + KCU1500 + XIL-ACCEL-RD-VU9P + XIL-ACCEL-RD-KU115 + VCU1550 + XBB1551 + + + choice_list_c15e8c67 + 1 + 2 + 4 + 8 + 16 + 32 + 64 + 128 + 256 + 512 + + + choice_list_c3d223d9 + Memory + + + choice_list_c63ab5b1 + 0 + 1 + 2 + 3 + 4 + 5 + 6 + + + choice_list_ca005b72 + No_ASPM + L1_Supported + + + choice_list_ca108395 + 2 + 4 + 8 + 16 + 32 + + + choice_list_d123c74c + Bytes + Kilobytes + Megabytes + + + choice_list_d1e1a340 + Kilobytes + Megabytes + Gigabytes + + + choice_list_d4378f0e + Simple_communication_controllers + Device_was_built_before_Class_Code_definitions_were_finalized + Mass_storage_controller + Network_controller + Display_controller + Multimedia_device + Memory_controller + Base_system_peripherals + Input_devices + Docking_stations + Processors + Serial_bus_controllers + Wireless_controller + Intelligent_I/O_controllers + Satellite_communication_controllers + + + choice_list_d53faa96 + 100_MHz + 125_MHz + 250_MHz + + + choice_list_d85ad257 + 0 + + + choice_list_df7cde9e + RAM + Flash + Other_memory_controller + + + choice_list_e7c484ae + TRUE + FALSE + + + choice_list_e7f13338 + 4 + 8 + 16 + 32 + 64 + 128 + 256 + 512 + + + choice_list_e9cf6440 + Disabled + 32bit_Enabled + 64bit_Enabled + + + choice_list_ec64e624 + N/A + + + choice_list_f1174048 + NONE + INTA + INTB + INTC + INTD + + + choice_list_f94ec5c4 + 4 + 4 + 8 + 16 + 32 + 64 + 128 + 256 + 512 + + + choice_list_fab783d7 + User_Reset + Phy_Ready + + + choice_list_fc3456a9 + Disabled + Enabled + + + choice_list_fe1fb7c4 + 0 + 4 + 8 + 12 + 16 + + + choice_pairs_3c87fcdb + 1 + 0 + + + choice_pairs_3f7a0c72 + BAR_0 + 0 + BAR_1 + 1 + BAR_2 + 2 + + + choice_pairs_53749dec + 1 + 0 + + + choice_pairs_6f00a734 + 0 + 1 + 2 + + + + + xilinx_elaboratesubcores_view_fileset + + ip_0/xdma_pcie4_ip.xci + xci + + + ip_0/xdma_pcie4_ip.xml + xml + + + ip_1/xdma_v4_1_1_blk_mem_64_reg_be.xci + xci + + + ip_1/xdma_v4_1_1_blk_mem_64_reg_be.xml + xml + + + ip_2/xdma_v4_1_1_blk_mem_64_noreg_be.xci + xci + + + ip_2/xdma_v4_1_1_blk_mem_64_noreg_be.xml + xml + + + + The Xilinx PCI Express DMA + + + Component_Name + xdma + + + + true + + + + + + functional_mode + Functional Mode + DMA + + + + true + + + + + + mode_selection + Mode + Basic + + + + true + + + + + + device_port_type + Device Port Type + PCI_Express_Endpoint_device + + + + false + + + + + + pcie_blk_locn + Pcie Blk Locn + X1Y2 + + + + true + + + + + + pl_link_cap_max_link_width + Pl Link Cap Max Link Width + X8 + + + + true + + + + + + pl_link_cap_max_link_speed + Pl Link Cap Max Link Speed + 8.0_GT/s + + + + true + + + + + + ref_clk_freq + 100_MHz + + + + true + + + + + + drp_clk_sel + Internal + + + + false + + + + + + free_run_freq + 100_MHz + + + + true + + + + + + axi_addr_width + AXI Address width + 64 + + + + false + + + + + + axi_data_width + AXI Data width + 256_bit + + + + true + + + + + + axisten_freq + AXIsten if freq + 250 + + + + true + + + + + + en_axi_slave_if + Enable AXI Slave Interface + true + + + + true + + + + + + en_axi_master_if + Enable AXI Master Interface + true + + + + true + + + + + + pipe_sim + false + + + + true + + + + + + en_ext_ch_gt_drp + false + + + + true + + + + + + en_pcie_drp + false + + + + true + + + + + + dedicate_perst + false + + + + false + + + + + + sys_reset_polarity + ACTIVE_LOW + + + + true + + + + + + mcap_enablement + MCAP Enable + None + + + ext_startup_primitive + false + + + + false + + + + + + enable_code + 0000 + + + vendor_id + Vendor Id + 10EE + + + + true + + + + + + pf0_device_id + PF0 Device Id + 9038 + + + + true + + + + + + pf0_revision_id + PF0 Revision Id + 00 + + + + true + + + + + + pf0_subsystem_vendor_id + PF0 Subsystem Vendor Id + 10EE + + + + true + + + + + + pf0_subsystem_id + PF0 Subsystem Id + 0007 + + + + true + + + + + + pf0_Use_Class_Code_Lookup_Assistant + false + + + + true + + + + + + pf0_base_class_menu + Pf0 Base Class Menu + Simple_communication_controllers + + + + true + + + + + + pf0_class_code_base + Pf0 Class Code Base + 07 + + + + true + + + + + + pf0_sub_class_interface_menu + Pf0 Sub Class Interface Menu + 16450_compatible_serial_controller + + + + true + + + + + + pf0_class_code_sub + pf0 Class Code Sub + 00 + + + + true + + + + + + pf0_class_code_interface + pf0 Class Code Interface + 01 + + + + true + + + + + + pf0_class_code + pf0 Class Code + 070001 + + + + false + + + + + + axilite_master_en + false + + + + true + + + + + + axilite_master_size + 1 + + + + false + + + + + + axilite_master_scale + Megabytes + + + + false + + + + + + xdma_en + true + + + + false + + + + + + xdma_size + 64 + + + + false + + + + + + xdma_scale + Kilobytes + + + + false + + + + + + axist_bypass_en + false + + + + true + + + + + + axist_bypass_size + 1 + + + + false + + + + + + axist_bypass_scale + Megabytes + + + + false + + + + + + pciebar2axibar_axil_master + 0x00000000 + + + + false + + + + + + pciebar2axibar_xdma + 0x0000000000000000 + + + + false + + + + + + pciebar2axibar_axist_bypass + 0x0000000000000000 + + + + false + + + + + + pf0_interrupt_pin + pf0 Interrupt Pin + INTA + + + + true + + + + + + pf0_msi_enabled + pf0 Msi Enabled + true + + + + true + + + + + + pf0_msi_cap_multimsgcap + pf0 Msi Cap Multimsgcap + 1_vector + + + + true + + + + + + comp_timeout + 50ms + + + + true + + + + + + timeout0_sel + 14 + + + + true + + + + + + timeout1_sel + 15 + + + + true + + + + + + timeout_mult + 3 + + + + true + + + + + + old_bridge_timeout + false + + + Shared_Logic + 1 + + + + true + + + + + + Shared_Logic_Clk + false + + + Shared_Logic_Both + false + + + Shared_Logic_Gtc + false + + + Shared_Logic_Gtc_7xG2 + false + + + Shared_Logic_Clk_7xG2 + false + + + Shared_Logic_Both_7xG2 + false + + + en_transceiver_status_ports + false + + + + true + + + + + + xdma_rnum_chnl + 1 + + + + true + + + + + + xdma_wnum_chnl + 1 + + + + true + + + + + + xdma_axilite_slave + false + + + + true + + + + + + xdma_num_usr_irq + 1 + + + + true + + + + + + xdma_rnum_rids + 32 + + + xdma_wnum_rids + 16 + + + SYS_RST_N_BOARD_INTERFACE + Custom + + + PCIE_BOARD_INTERFACE + Custom + + + en_gt_selection + false + + + select_quad + GTY_Quad_227 + + + + false + + + + + + RX_PPM_OFFSET + Specify the PPM offset between received data and transmitted data + 0 + + + RX_SSC_PPM + Specify the spread spectrum clocking modulation in PPM + 0 + + + INS_LOSS_NYQ + Indicate the transmitter to receiver insertion loss at the Nyquist frequency, in dB + 15 + + + PHY_LP_TXPRESET + Phy Lp Txpreset + 4 + + + coreclk_freq + CORE CLOCK FREQ + 500 + + + + false + + + + + + plltype + PLL TYPE + QPLL1 + + + xdma_axi_intf_mm + XDMA Interface + AXI_Stream + + + + true + + + + + + xdma_pcie_64bit_en + false + + + silicon_rev + Pre-Production + + + xdma_dsc_bypass + false + + + performance + false + + + pcie_extended_tag + true + + + rx_detect + Receiver Detect + Default + + + pf0_link_status_slot_clock_config + Pf0 Link Status Slot Clock Config + true + + + dsc_bypass_rd + 0000 + + + dsc_bypass_wr + 0000 + + + xdma_sts_ports + false + + + pf0_msix_enabled + Pf0 Msix Enabled + false + + + pf0_msix_cap_table_size + Pf0 Msix Cap Table Size + 000 + + + + false + + + + + + pf0_msix_cap_table_offset + Pf0 Msix Cap Table Offset + 00000000 + + + + false + + + + + + pf0_msix_cap_table_bir + Pf0 Msix Cap Table Bir + BAR_0 + + + + false + + + + + + pf0_msix_cap_pba_offset + Pf0 Msix Cap Pba Offset + 00000000 + + + + false + + + + + + pf0_msix_cap_pba_bir + Pf0 Msix Cap Pba Bir + BAR_0 + + + + false + + + + + + pf1_msix_enabled + Pf1 Msix Enabled + false + + + pf1_msix_cap_table_size + Pf1 Msix Cap Table Size + 020 + + + pf1_msix_cap_table_offset + Pf1 Msix Cap Table Offset + 00009000 + + + pf1_msix_cap_table_bir + Pf1 Msix Cap Table Bir + BAR_0 + + + pf1_msix_cap_pba_offset + Pf1 Msix Cap Pba Offset + 00009FE0 + + + pf1_msix_cap_pba_bir + Pf1 Msix Cap Pba Bir + BAR_0 + + + cfg_mgmt_if + true + + + + true + + + + + + ins_loss_profile + Add-in_Card + + + axil_master_64bit_en + false + + + + false + + + + + + axi_bypass_64bit_en + false + + + + false + + + + + + axil_master_prefetchable + false + + + + false + + + + + + xdma_pcie_prefetchable + false + + + + false + + + + + + axi_bypass_prefetchable + false + + + + false + + + + + + cfg_ext_if + false + + + legacy_cfg_ext_if + false + + + + false + + + + + + parity_settings + None + + + + true + + + + + + ecc_en + false + + + + true + + + + + + en_debug_ports + false + + + axi_id_width + 4 + + + + true + + + + + + vu9p_board + false + + + type1_membase_memlimit_enable + Type1 Config MemBase and MemLimit + Disabled + + + + false + + + + + + type1_prefetchable_membase_memlimit + Type1 Config Prefetchable MemBase and MemLimit + Disabled + + + + false + + + + + + enable_jtag_dbg + false + + + + true + + + + + + enable_ibert + false + + + + true + + + + + + axibar_num + 1 + + + + true + + + + + + axibar_0 + 0x0000000000000000 + + + + true + + + + + + axibar_1 + 0x0000000000000000 + + + + false + + + + + + axibar_2 + 0x0000000000000000 + + + + false + + + + + + axibar_3 + 0x0000000000000000 + + + + false + + + + + + axibar_4 + 0x0000000000000000 + + + + false + + + + + + axibar_5 + 0x0000000000000000 + + + + false + + + + + + axibar_highaddr_0 + 0x0000000000000000 + + + + true + + + + + + axibar_highaddr_1 + 0x0000000000000000 + + + + false + + + + + + axibar_highaddr_2 + 0x0000000000000000 + + + + false + + + + + + axibar_highaddr_3 + 0x0000000000000000 + + + + false + + + + + + axibar_highaddr_4 + 0x0000000000000000 + + + + false + + + + + + axibar_highaddr_5 + 0x0000000000000000 + + + + false + + + + + + axibar2pciebar_0 + 0x0000000000000000 + + + + true + + + + + + axibar2pciebar_1 + 0x0000000000000000 + + + + false + + + + + + axibar2pciebar_2 + 0x0000000000000000 + + + + false + + + + + + axibar2pciebar_3 + 0x0000000000000000 + + + + false + + + + + + axibar2pciebar_4 + 0x0000000000000000 + + + + false + + + + + + axibar2pciebar_5 + 0x0000000000000000 + + + + false + + + + + + include_baroffset_reg + true + + + + false + + + + + + BASEADDR + 0x00001000 + + + + true + + + + + + HIGHADDR + 0x00001FFF + + + + true + + + + + + s_axi_id_width + 4 + + + + true + + + + + + c_m_axi_num_write + AXI Master outstanding write Transactions Selection + 8 + + + + true + + + + + + c_m_axi_num_read + AXI Master outstanding read Transactions Selection + 8 + + + + false + + + + + + c_s_axi_num_write + AXI Slave outstanding write Transactions Selection + 8 + + + + false + + + + + + c_s_axi_num_read + AXI Slave outstanding read Transactions Selection + 8 + + + + false + + + + + + pf0_msix_impl_locn + Pf0 Msix Implementation Location + Internal + + + + false + + + + + + axi_aclk_loopback + false + + + pf0_bar0_enabled + Pf0 Bar0 Enabled + true + + + + true + + + + + + pf0_bar0_type + Pf0 Bar0 Type + Memory + + + + true + + + + + + pf0_bar0_size + Pf0 Bar0 Size + 128 + + + + true + + + + + + pf0_bar0_scale + Pf0 Bar0 Scale + Kilobytes + + + + true + + + + + + pf0_bar0_64bit + Pf0 Bar0 64bit + false + + + + true + + + + + + pf0_bar0_prefetchable + Pf0 Bar0 Prefetchable + false + + + + false + + + + + + pf0_bar1_enabled + Pf0 Bar0 Enabled + false + + + + true + + + + + + pf0_bar1_type + Pf0 Bar0 Type + Memory + + + + false + + + + + + pf0_bar1_size + Pf0 Bar0 Size + 4 + + + + false + + + + + + pf0_bar1_scale + Pf0 Bar0 Scale + Kilobytes + + + + false + + + + + + pf0_bar1_64bit + Pf0 Bar0 64bit + false + + + + false + + + + + + pf0_bar1_prefetchable + Pf0 Bar0 Prefetchable + false + + + + false + + + + + + pf0_bar2_enabled + Pf0 Bar0 Enabled + false + + + + false + + + + + + pf0_bar2_type + Pf0 Bar0 Type + Memory + + + + false + + + + + + pf0_bar2_size + Pf0 Bar0 Size + 4 + + + + false + + + + + + pf0_bar2_scale + Pf0 Bar0 Scale + Kilobytes + + + + false + + + + + + pf0_bar2_64bit + Pf0 Bar0 64bit + false + + + + false + + + + + + pf0_bar2_prefetchable + Pf0 Bar0 Prefetchable + false + + + + false + + + + + + pf0_bar3_enabled + Pf0 Bar0 Enabled + false + + + + false + + + + + + pf0_bar3_type + Pf0 Bar0 Type + Memory + + + + false + + + + + + pf0_bar3_size + Pf0 Bar0 Size + 4 + + + + false + + + + + + pf0_bar3_scale + Pf0 Bar0 Scale + Kilobytes + + + + false + + + + + + pf0_bar3_64bit + Pf0 Bar0 64bit + false + + + + false + + + + + + pf0_bar3_prefetchable + Pf0 Bar0 Prefetchable + false + + + + false + + + + + + pf0_bar4_enabled + Pf0 Bar0 Enabled + false + + + + false + + + + + + pf0_bar4_type + Pf0 Bar0 Type + Memory + + + + false + + + + + + pf0_bar4_size + Pf0 Bar0 Size + 4 + + + + false + + + + + + pf0_bar4_scale + Pf0 Bar0 Scale + Kilobytes + + + + false + + + + + + pf0_bar4_64bit + Pf0 Bar0 64bit + false + + + + false + + + + + + pf0_bar4_prefetchable + Pf0 Bar0 Prefetchable + false + + + + false + + + + + + pf0_bar5_enabled + Pf0 Bar0 Enabled + false + + + + false + + + + + + pf0_bar5_type + Pf0 Bar0 Type + Memory + + + + false + + + + + + pf0_bar5_size + Pf0 Bar0 Size + 4 + + + + false + + + + + + pf0_bar5_scale + Pf0 Bar0 Scale + Kilobytes + + + + false + + + + + + pf0_bar5_64bit + Pf0 Bar0 64bit + false + + + + false + + + + + + pf0_bar5_prefetchable + Pf0 Bar0 Prefetchable + false + + + + false + + + + + + pciebar2axibar_0 + 0x0000000000000000 + + + + true + + + + + + pciebar2axibar_1 + 0x0000000000000000 + + + + false + + + + + + pciebar2axibar_2 + 0x0000000000000000 + + + + false + + + + + + pciebar2axibar_3 + 0x0000000000000000 + + + + false + + + + + + pciebar2axibar_4 + 0x0000000000000000 + + + + false + + + + + + pciebar2axibar_5 + 0x0000000000000000 + + + + false + + + + + + bar_indicator + BAR_0 + + + + false + + + + + + bar0_indicator + 1 + + + + true + + + + + + bar1_indicator + 0 + + + + true + + + + + + bar2_indicator + 0 + + + + true + + + + + + bar3_indicator + 0 + + + + true + + + + + + bar4_indicator + 0 + + + + true + + + + + + bar5_indicator + 0 + + + + true + + + + + + barlite2 + 7 + + + en_dbg_descramble + false + + + vcu118_board + false + + + tl_pf_enable_reg + NUM PF Enable + 1 + + + pf1_vendor_id + Vendor Id + 10EE + + + pf1_device_id + PF1 Device Id + 1041 + + + pf1_class_code + Pf1 Class Code + 070001 + + + + false + + + + + + PF1_REVISION_ID + Pf1 Revision Id + 00 + + + PF1_SUBSYSTEM_VENDOR_ID + Pf1 Subsystem Vendor Id + 10EE + + + PF1_SUBSYSTEM_ID + Pf1 Subsystem Id + 0007 + + + PF1_Use_Class_Code_Lookup_Assistant + false + + + + true + + + + + + pf1_base_class_menu + Pf1 Base Class Menu + Simple_communication_controllers + + + pf1_class_code_base + Pf1 Class Code Base + 07 + + + + true + + + + + + pf1_class_code_sub + Pf1 Class Code Sub + 00 + + + + true + + + + + + pf1_sub_class_interface_menu + Pf1 Sub Class Interface Menu + 16450_compatible_serial_controller + + + + true + + + + + + pf1_class_code_interface + Pf1 Class Code Interface + 01 + + + + true + + + + + + PF1_INTERRUPT_PIN + Pf1 Interrupt Pin + NONE + + + pf1_msi_enabled + Pf1 Msi Enabled + false + + + PF1_MSI_CAP_MULTIMSGCAP + Pf1 Msi Cap Multimsgcap + 1_vector + + + pf1_bar0_enabled + Pf1 Bar0 Enabled + true + + + pf1_bar0_type + Pf0 Bar0 Type + Memory + + + + true + + + + + + pf1_bar0_size + Pf1 Bar0 Size + 32 + + + pf1_bar0_scale + Pf1 Bar0 Scale + Megabytes + + + pf1_bar0_64bit + Pf1 Bar0 64bit + false + + + pf1_bar0_prefetchable + Pf1 Bar0 Prefetchable + false + + + pf1_bar1_enabled + Pf1 Bar1 Enabled + true + + + pf1_bar1_type + Pf0 Bar0 Type + Memory + + + + true + + + + + + pf1_bar1_size + Pf1 Bar1 Size + 128 + + + pf1_bar1_scale + Pf1 Bar1 Scale + Kilobytes + + + pf1_bar1_64bit + Pf1 Bar1 64bit + false + + + pf1_bar1_prefetchable + Pf1 Bar1 Prefetchable + false + + + pf1_bar2_enabled + Pf1 Bar2 Enabled + true + + + pf1_bar2_type + Pf0 Bar0 Type + Memory + + + + true + + + + + + pf1_bar2_size + Pf1 Bar2 Size + 128 + + + pf1_bar2_scale + Pf1 Bar2 Scale + Kilobytes + + + pf1_bar2_64bit + Pf1 Bar2 64bit + true + + + pf1_bar2_prefetchable + Pf1 Bar2 Prefetchable + false + + + pf1_bar3_enabled + Pf1 Bar3 Enabled + false + + + + false + + + + + + pf1_bar3_type + Pf0 Bar0 Type + Memory + + + + false + + + + + + pf1_bar3_size + Pf1 Bar3 Size + 128 + + + + false + + + + + + pf1_bar3_scale + Pf1 Bar3 Scale + Kilobytes + + + + false + + + + + + pf1_bar3_64bit + Pf1 Bar3 64bit + false + + + pf1_bar3_prefetchable + Pf1 Bar3 Prefetchable + false + + + + false + + + + + + pf1_bar4_enabled + Pf1 Bar4 Enabled + true + + + pf1_bar4_type + Pf0 Bar0 Type + Memory + + + + true + + + + + + pf1_bar4_size + Pf1 Bar4 Size + 128 + + + pf1_bar4_scale + Pf1 Bar4 Scale + Kilobytes + + + pf1_bar4_64bit + Pf1 Bar4 64bit + true + + + pf1_bar4_prefetchable + Pf1 Bar4 Prefetchable + false + + + pf1_bar5_enabled + Pf1 Bar5 Enabled + false + + + + false + + + + + + pf1_bar5_type + Pf0 Bar0 Type + Memory + + + + false + + + + + + pf1_bar5_size + Pf1 Bar5 Size + 128 + + + + false + + + + + + pf1_bar5_scale + Pf1 Bar5 Scale + Kilobytes + + + + false + + + + + + pf1_bar5_prefetchable + Pf1 Bar5 Prefetchable + false + + + + false + + + + + + pf2_device_id + PF2 Device Id + 1040 + + + pf2_class_code + pf2 Class Code + 058000 + + + PF2_REVISION_ID + pf2 Revision Id + 00 + + + PF2_SUBSYSTEM_VENDOR_ID + pf2 Subsystem Vendor Id + 10EE + + + PF2_SUBSYSTEM_ID + pf2 Subsystem Id + 0007 + + + PF2_Use_Class_Code_Lookup_Assistant + false + + + pf2_base_class_menu + pf2 Base Class Menu + Memory_controller + + + pf2_class_code_base + pf2 Class Code Base + 05 + + + pf2_class_code_sub + pf2 Class Code Sub + 80 + + + pf2_sub_class_interface_menu + pf2 Sub Class Interface Menu + Other_memory_controller + + + pf2_class_code_interface + pf2 Class Code Interface + 00 + + + PF2_INTERRUPT_PIN + pf2 Interrupt Pin + NONE + + + pf2_msi_enabled + pf2 Msi Enabled + false + + + PF2_MSI_CAP_MULTIMSGCAP + pf2 Msi Cap Multimsgcap + 1_vector + + + pf2_bar0_enabled + pf2 Bar0 Enabled + true + + + pf2_bar0_type + Pf0 Bar0 Type + Memory + + + + true + + + + + + pf2_bar0_size + pf2 Bar0 Size + 128 + + + pf2_bar0_scale + pf2 Bar0 Scale + Kilobytes + + + pf2_bar0_64bit + pf2 Bar0 64bit + false + + + pf2_bar0_prefetchable + pf2 Bar0 Prefetchable + false + + + pf2_bar1_enabled + pf2 Bar1 Enabled + true + + + pf2_bar1_type + Pf0 Bar0 Type + Memory + + + + true + + + + + + pf2_bar1_size + pf2 Bar1 Size + 128 + + + pf2_bar1_scale + pf2 Bar1 Scale + Kilobytes + + + pf2_bar1_64bit + pf2 Bar1 64bit + false + + + pf2_bar1_prefetchable + pf2 Bar1 Prefetchable + false + + + pf2_bar2_enabled + pf2 Bar2 Enabled + true + + + pf2_bar2_type + Pf0 Bar0 Type + Memory + + + + true + + + + + + pf2_bar2_size + pf2 Bar2 Size + 128 + + + pf2_bar2_scale + pf2 Bar2 Scale + Kilobytes + + + pf2_bar2_64bit + pf2 Bar2 64bit + false + + + pf2_bar2_prefetchable + pf2 Bar2 Prefetchable + false + + + pf2_bar3_enabled + pf2 Bar3 Enabled + true + + + pf2_bar3_type + Pf0 Bar0 Type + Memory + + + + true + + + + + + pf2_bar3_size + pf2 Bar3 Size + 128 + + + pf2_bar3_scale + pf2 Bar3 Scale + Kilobytes + + + pf2_bar3_64bit + pf2 Bar3 64bit + false + + + pf2_bar3_prefetchable + pf2 Bar3 Prefetchable + false + + + pf2_bar4_enabled + pf2 Bar4 Enabled + true + + + pf2_bar4_type + Pf0 Bar0 Type + Memory + + + + true + + + + + + pf2_bar4_size + pf2 Bar4 Size + 128 + + + pf2_bar4_scale + pf2 Bar4 Scale + Kilobytes + + + pf2_bar4_64bit + pf2 Bar4 64bit + false + + + pf2_bar4_prefetchable + pf2 Bar4 Prefetchable + false + + + pf2_bar5_enabled + pf2 Bar5 Enabled + true + + + pf2_bar5_type + Pf0 Bar0 Type + Memory + + + + true + + + + + + pf2_bar5_size + pf2 Bar5 Size + 128 + + + pf2_bar5_scale + pf2 Bar5 Scale + Kilobytes + + + pf2_bar5_prefetchable + pf2 Bar5 Prefetchable + false + + + pf3_device_id + PF3 Device Id + 1039 + + + pf3_class_code + Pf3 Class Code + 058000 + + + PF3_REVISION_ID + Pf3 Revision Id + 00 + + + PF3_SUBSYSTEM_VENDOR_ID + Pf3 Subsystem Vendor Id + 10EE + + + PF3_SUBSYSTEM_ID + Pf3 Subsystem Id + 0007 + + + PF3_Use_Class_Code_Lookup_Assistant + false + + + pf3_base_class_menu + Pf3 Base Class Menu + Memory_controller + + + pf3_class_code_base + Pf3 Class Code Base + 05 + + + pf3_class_code_sub + Pf3 Class Code Sub + 80 + + + pf3_sub_class_interface_menu + Pf3 Sub Class Interface Menu + Other_memory_controller + + + pf3_class_code_interface + Pf3 Class Code Interface + 00 + + + PF3_INTERRUPT_PIN + Pf3 Interrupt Pin + NONE + + + pf3_msi_enabled + Pf3 Msi Enabled + false + + + PF3_MSI_CAP_MULTIMSGCAP + Pf3 Msi Cap Multimsgcap + 1_vector + + + pf3_bar0_enabled + Pf3 Bar0 Enabled + true + + + pf3_bar0_type + Pf0 Bar0 Type + Memory + + + + true + + + + + + pf3_bar0_size + Pf3 Bar0 Size + 128 + + + pf3_bar0_scale + Pf3 Bar0 Scale + Kilobytes + + + pf3_bar0_64bit + Pf3 Bar0 64bit + false + + + pf3_bar0_prefetchable + Pf3 Bar0 Prefetchable + false + + + pf3_bar1_enabled + Pf3 Bar1 Enabled + true + + + pf3_bar1_type + Pf0 Bar0 Type + Memory + + + + true + + + + + + pf3_bar1_size + Pf3 Bar1 Size + 128 + + + pf3_bar1_scale + Pf3 Bar1 Scale + Kilobytes + + + pf3_bar1_64bit + Pf3 Bar1 64bit + false + + + pf3_bar1_prefetchable + Pf3 Bar1 Prefetchable + false + + + pf3_bar2_enabled + Pf3 Bar2 Enabled + true + + + pf3_bar2_type + Pf0 Bar0 Type + Memory + + + + true + + + + + + pf3_bar2_size + Pf3 Bar2 Size + 128 + + + pf3_bar2_scale + Pf3 Bar2 Scale + Kilobytes + + + pf3_bar2_64bit + Pf3 Bar2 64bit + false + + + pf3_bar2_prefetchable + Pf3 Bar2 Prefetchable + false + + + pf3_bar3_enabled + Pf3 Bar3 Enabled + true + + + pf3_bar3_type + Pf0 Bar0 Type + Memory + + + + true + + + + + + pf3_bar3_size + Pf3 Bar3 Size + 128 + + + pf3_bar3_scale + Pf3 Bar3 Scale + Kilobytes + + + pf3_bar3_64bit + Pf3 Bar3 64bit + false + + + pf3_bar3_prefetchable + Pf3 Bar3 Prefetchable + false + + + pf3_bar4_enabled + Pf3 Bar4 Enabled + true + + + pf3_bar4_type + Pf0 Bar0 Type + Memory + + + + true + + + + + + pf3_bar4_size + Pf3 Bar4 Size + 128 + + + pf3_bar4_scale + Pf3 Bar4 Scale + Kilobytes + + + pf3_bar4_64bit + Pf3 Bar4 64bit + false + + + pf3_bar4_prefetchable + Pf3 Bar4 Prefetchable + false + + + pf3_bar5_enabled + Pf3 Bar5 Enabled + true + + + pf3_bar5_type + Pf0 Bar0 Type + Memory + + + + true + + + + + + pf3_bar5_size + Pf3 Bar5 Size + 128 + + + pf3_bar5_scale + Pf3 Bar5 Scale + Kilobytes + + + pf3_bar5_prefetchable + Pf3 Bar5 Prefetchable + false + + + split_dma + false + + + mult_pf_des + false + + + xlnx_ref_board + Xlnx Ref Board + None + + + + true + + + + + + en_l23_entry + false + + + pf1_pciebar2axibar_0 + 0x0000000000000000 + + + + true + + + + + + pf1_pciebar2axibar_1 + 0x0000000000000000 + + + + false + + + + + + pf1_pciebar2axibar_2 + 0x0000000000000000 + + + + true + + + + + + pf1_pciebar2axibar_3 + 0x0000000000000000 + + + + false + + + + + + pf1_pciebar2axibar_4 + 0x0000000000000000 + + + + true + + + + + + pf1_pciebar2axibar_5 + 0x0000000000000000 + + + + false + + + + + + pf2_pciebar2axibar_0 + 0x0000000000000000 + + + + true + + + + + + pf2_pciebar2axibar_1 + 0x0000000000000000 + + + + false + + + + + + pf2_pciebar2axibar_2 + 0x0000000000000000 + + + + false + + + + + + pf2_pciebar2axibar_3 + 0x0000000000000000 + + + + false + + + + + + pf2_pciebar2axibar_4 + 0x0000000000000000 + + + + false + + + + + + pf2_pciebar2axibar_5 + 0x0000000000000000 + + + + false + + + + + + pf3_pciebar2axibar_0 + 0x0000000000000000 + + + + true + + + + + + pf3_pciebar2axibar_1 + 0x0000000000000000 + + + + false + + + + + + pf3_pciebar2axibar_2 + 0x0000000000000000 + + + + false + + + + + + pf3_pciebar2axibar_3 + 0x0000000000000000 + + + + false + + + + + + pf3_pciebar2axibar_4 + 0x0000000000000000 + + + + false + + + + + + pf3_pciebar2axibar_5 + 0x0000000000000000 + + + + false + + + + + + gtwiz_in_core_us + 1 + + + gtwiz_in_core_usp + 1 + + + dma_reset_source_sel + User_Reset + + + en_dma_and_bridge + false + + + en_coreclk_es1 + false + + + pipe_line_stage + number of Pipe Line Stages + 2 + + + + false + + + + + + axis_pipe_line_stage + number of Pipe Line Stages on PCIe axis interface + 0 + + + + false + + + + + + vu9p_tul_ex + false + + + vcu1525_ddr_ex + false + + + en_bridge + false + + + enable_ccix + FALSE + + + enable_dvsec + FALSE + + + ext_sys_clk_bufg + false + + + usr_irq_exdes + false + + + axi_vip_in_exdes + false + + + xdma_non_incremental_exdes + false + + + xdma_st_infinite_desc_exdes + false + + + gtcom_in_core_usp + 2 + + + en_mqdma + false + + + SRIOV_CAP_ENABLE + false + + + + false + + + + + + ext_xvc_vsec_enable + Enable to add the PCIe XVC-VSEC to the Examlpe Design + false + + + + false + + + + + + acs_ext_cap_enable + ACS Ext Capability + false + + + pf0_bar0_enabled_mqdma + Pf0 Bar1 Enabled + true + + + pf0_bar0_type_mqdma + Pf0 Bar0 Type + DMA + + + pf0_bar0_64bit_mqdma + Pf0 Bar0 64bit + false + + + pf0_bar0_prefetchable_mqdma + Pf0 Bar0 Prefetchable + false + + + + false + + + + + + pf0_bar0_scale_mqdma + Pf0 Bar0 Scale + Kilobytes + + + pf0_bar0_size_mqdma + Pf0 Bar0 Size + 128 + + + pf0_bar1_enabled_mqdma + Pf0 Bar1 Enabled + false + + + pf0_bar1_type_mqdma + Pf0 Bar1 Type + N/A + + + + false + + + + + + pf0_bar1_64bit_mqdma + Pf0 Bar1 64bit + false + + + + false + + + + + + pf0_bar1_prefetchable_mqdma + Pf0 Bar1 Prefetchable + false + + + + false + + + + + + pf0_bar1_scale_mqdma + Pf0 Bar1 Scale + Kilobytes + + + + false + + + + + + pf0_bar1_size_mqdma + Pf0 Bar1 Size + 128 + + + + false + + + + + + pf0_bar2_enabled_mqdma + Pf0 Bar2 Enabled + false + + + pf0_bar2_type_mqdma + Pf0 Bar2 Type + N/A + + + + false + + + + + + pf0_bar2_64bit_mqdma + Pf0 Bar2 64bit + false + + + + false + + + + + + pf0_bar2_prefetchable_mqdma + Pf0 Bar2 Prefetchable + false + + + + false + + + + + + pf0_bar2_scale_mqdma + Pf0 Bar2 Scale + Kilobytes + + + + false + + + + + + pf0_bar2_size_mqdma + Pf0 Bar2 Size + 128 + + + + false + + + + + + pf0_bar3_enabled_mqdma + Pf0 Bar3 Enabled + false + + + pf0_bar3_type_mqdma + Pf0 Bar3 Type + N/A + + + + false + + + + + + pf0_bar3_64bit_mqdma + Pf0 Bar3 64bit + false + + + + false + + + + + + pf0_bar3_prefetchable_mqdma + Pf0 Bar3 Prefetchable + false + + + + false + + + + + + pf0_bar3_scale_mqdma + Pf0 Bar3 Scale + Kilobytes + + + + false + + + + + + pf0_bar3_size_mqdma + Pf0 Bar3 Size + 128 + + + + false + + + + + + pf0_bar4_enabled_mqdma + Pf0 Bar4 Enabled + false + + + pf0_bar4_type_mqdma + Pf0 Bar4 Type + N/A + + + + false + + + + + + pf0_bar4_64bit_mqdma + Pf0 Bar4 64bit + false + + + + false + + + + + + pf0_bar4_prefetchable_mqdma + Pf0 Bar4 Prefetchable + false + + + + false + + + + + + pf0_bar4_scale_mqdma + Pf0 Bar4 Scale + Kilobytes + + + + false + + + + + + pf0_bar4_size_mqdma + Pf0 Bar4 Size + 128 + + + + false + + + + + + pf0_bar5_enabled_mqdma + Pf0 Bar5 Enabled + false + + + pf0_bar5_type_mqdma + Pf0 Bar5 Type + N/A + + + + false + + + + + + pf0_bar5_prefetchable_mqdma + Pf0 Bar5 Prefetchable + false + + + pf0_bar5_scale_mqdma + Pf0 Bar5 Scale + Kilobytes + + + + false + + + + + + pf0_bar5_size_mqdma + Pf0 Bar5 Size + 128 + + + + false + + + + + + pf1_bar0_enabled_mqdma + Pf0 Bar0 Enabled + true + + + + false + + + + + + pf1_bar0_type_mqdma + Pf0 Bar0 Type + DMA + + + + false + + + + + + pf1_bar0_64bit_mqdma + Pf0 Bar0 64bit + false + + + + false + + + + + + pf1_bar0_prefetchable_mqdma + Pf0 Bar0 Prefetchable + false + + + + false + + + + + + pf1_bar0_scale_mqdma + Pf0 Bar0 Scale + Kilobytes + + + + false + + + + + + pf1_bar0_size_mqdma + Pf0 Bar0 Size + 128 + + + + false + + + + + + pf1_bar1_enabled_mqdma + Pf0 Bar1 Enabled + false + + + + false + + + + + + pf1_bar1_type_mqdma + Pf0 Bar1 Type + N/A + + + + false + + + + + + pf1_bar1_64bit_mqdma + Pf0 Bar1 64bit + false + + + + false + + + + + + pf1_bar1_prefetchable_mqdma + Pf0 Bar1 Prefetchable + false + + + + false + + + + + + pf1_bar1_scale_mqdma + Pf0 Bar1 Scale + Kilobytes + + + + false + + + + + + pf1_bar1_size_mqdma + Pf0 Bar1 Size + 128 + + + + false + + + + + + pf1_bar2_enabled_mqdma + Pf0 Bar2 Enabled + false + + + + false + + + + + + pf1_bar2_type_mqdma + Pf0 Bar2 Type + N/A + + + + false + + + + + + pf1_bar2_64bit_mqdma + Pf0 Bar2 64bit + false + + + + false + + + + + + pf1_bar2_prefetchable_mqdma + Pf0 Bar2 Prefetchable + false + + + + false + + + + + + pf1_bar2_scale_mqdma + Pf0 Bar2 Scale + Kilobytes + + + + false + + + + + + pf1_bar2_size_mqdma + Pf0 Bar2 Size + 128 + + + + false + + + + + + pf1_bar3_enabled_mqdma + Pf0 Bar3 Enabled + false + + + + false + + + + + + pf1_bar3_type_mqdma + Pf0 Bar3 Type + N/A + + + + false + + + + + + pf1_bar3_64bit_mqdma + Pf0 Bar3 64bit + false + + + + false + + + + + + pf1_bar3_prefetchable_mqdma + Pf0 Bar3 Prefetchable + false + + + + false + + + + + + pf1_bar3_scale_mqdma + Pf0 Bar3 Scale + Kilobytes + + + + false + + + + + + pf1_bar3_size_mqdma + Pf0 Bar3 Size + 128 + + + + false + + + + + + pf1_bar4_enabled_mqdma + Pf0 Bar4 Enabled + false + + + + false + + + + + + pf1_bar4_type_mqdma + Pf0 Bar4 Type + N/A + + + + false + + + + + + pf1_bar4_64bit_mqdma + Pf0 Bar4 64bit + false + + + + false + + + + + + pf1_bar4_prefetchable_mqdma + Pf0 Bar4 Prefetchable + false + + + + false + + + + + + pf1_bar4_scale_mqdma + Pf0 Bar4 Scale + Kilobytes + + + + false + + + + + + pf1_bar4_size_mqdma + Pf0 Bar4 Size + 128 + + + + false + + + + + + pf1_bar5_enabled_mqdma + Pf0 Bar5 Enabled + false + + + + false + + + + + + pf1_bar5_type_mqdma + Pf0 Bar5 Type + N/A + + + + false + + + + + + pf1_bar5_prefetchable_mqdma + Pf0 Bar5 Prefetchable + false + + + pf1_bar5_scale_mqdma + Pf0 Bar5 Scale + Kilobytes + + + + false + + + + + + pf1_bar5_size_mqdma + Pf0 Bar5 Size + 128 + + + + false + + + + + + pf2_bar0_enabled_mqdma + Pf0 Bar0 Enabled + true + + + + false + + + + + + pf2_bar0_type_mqdma + Pf0 Bar0 Type + DMA + + + + false + + + + + + pf2_bar0_64bit_mqdma + Pf0 Bar0 64bit + false + + + + false + + + + + + pf2_bar0_prefetchable_mqdma + Pf0 Bar0 Prefetchable + false + + + + false + + + + + + pf2_bar0_scale_mqdma + Pf0 Bar0 Scale + Kilobytes + + + + false + + + + + + pf2_bar0_size_mqdma + Pf0 Bar0 Size + 128 + + + + false + + + + + + pf2_bar1_enabled_mqdma + Pf0 Bar1 Enabled + false + + + + false + + + + + + pf2_bar1_type_mqdma + Pf0 Bar1 Type + N/A + + + + false + + + + + + pf2_bar1_64bit_mqdma + Pf0 Bar1 64bit + false + + + + false + + + + + + pf2_bar1_prefetchable_mqdma + Pf0 Bar1 Prefetchable + false + + + + false + + + + + + pf2_bar1_scale_mqdma + Pf0 Bar1 Scale + Kilobytes + + + + false + + + + + + pf2_bar1_size_mqdma + Pf0 Bar1 Size + 128 + + + + false + + + + + + pf2_bar2_enabled_mqdma + Pf0 Bar2 Enabled + false + + + + false + + + + + + pf2_bar2_type_mqdma + Pf0 Bar2 Type + N/A + + + + false + + + + + + pf2_bar2_64bit_mqdma + Pf0 Bar2 64bit + false + + + + false + + + + + + pf2_bar2_prefetchable_mqdma + Pf0 Bar2 Prefetchable + false + + + + false + + + + + + pf2_bar2_scale_mqdma + Pf0 Bar2 Scale + Kilobytes + + + + false + + + + + + pf2_bar2_size_mqdma + Pf0 Bar2 Size + 128 + + + + false + + + + + + pf2_bar3_enabled_mqdma + Pf0 Bar3 Enabled + false + + + + false + + + + + + pf2_bar3_type_mqdma + Pf0 Bar3 Type + N/A + + + + false + + + + + + pf2_bar3_64bit_mqdma + Pf0 Bar3 64bit + false + + + + false + + + + + + pf2_bar3_prefetchable_mqdma + Pf0 Bar3 Prefetchable + false + + + + false + + + + + + pf2_bar3_scale_mqdma + Pf0 Bar3 Scale + Kilobytes + + + + false + + + + + + pf2_bar3_size_mqdma + Pf0 Bar3 Size + 128 + + + + false + + + + + + pf2_bar4_enabled_mqdma + Pf0 Bar4 Enabled + false + + + + false + + + + + + pf2_bar4_type_mqdma + Pf0 Bar4 Type + N/A + + + + false + + + + + + pf2_bar4_64bit_mqdma + Pf0 Bar4 64bit + false + + + + false + + + + + + pf2_bar4_prefetchable_mqdma + Pf0 Bar4 Prefetchable + false + + + + false + + + + + + pf2_bar4_scale_mqdma + Pf0 Bar4 Scale + Kilobytes + + + + false + + + + + + pf2_bar4_size_mqdma + Pf0 Bar4 Size + 128 + + + + false + + + + + + pf2_bar5_enabled_mqdma + Pf0 Bar5 Enabled + false + + + + false + + + + + + pf2_bar5_type_mqdma + Pf0 Bar5 Type + N/A + + + + false + + + + + + pf2_bar5_prefetchable_mqdma + Pf0 Bar5 Prefetchable + false + + + pf2_bar5_scale_mqdma + Pf0 Bar5 Scale + Kilobytes + + + + false + + + + + + pf2_bar5_size_mqdma + Pf0 Bar5 Size + 128 + + + + false + + + + + + pf3_bar0_enabled_mqdma + Pf0 Bar0 Enabled + true + + + + false + + + + + + pf3_bar0_type_mqdma + Pf0 Bar0 Type + DMA + + + + false + + + + + + pf3_bar0_64bit_mqdma + Pf0 Bar0 64bit + false + + + + false + + + + + + pf3_bar0_prefetchable_mqdma + Pf0 Bar0 Prefetchable + false + + + + false + + + + + + pf3_bar0_scale_mqdma + Pf0 Bar0 Scale + Kilobytes + + + + false + + + + + + pf3_bar0_size_mqdma + Pf0 Bar0 Size + 128 + + + + false + + + + + + pf3_bar1_enabled_mqdma + Pf0 Bar1 Enabled + false + + + + false + + + + + + pf3_bar1_type_mqdma + Pf0 Bar1 Type + N/A + + + + false + + + + + + pf3_bar1_64bit_mqdma + Pf0 Bar1 64bit + false + + + + false + + + + + + pf3_bar1_prefetchable_mqdma + Pf0 Bar1 Prefetchable + false + + + + false + + + + + + pf3_bar1_scale_mqdma + Pf0 Bar1 Scale + Kilobytes + + + + false + + + + + + pf3_bar1_size_mqdma + Pf0 Bar1 Size + 128 + + + + false + + + + + + pf3_bar2_enabled_mqdma + Pf0 Bar2 Enabled + false + + + + false + + + + + + pf3_bar2_type_mqdma + Pf0 Bar2 Type + N/A + + + + false + + + + + + pf3_bar2_64bit_mqdma + Pf0 Bar2 64bit + false + + + + false + + + + + + pf3_bar2_prefetchable_mqdma + Pf0 Bar2 Prefetchable + false + + + + false + + + + + + pf3_bar2_scale_mqdma + Pf0 Bar2 Scale + Kilobytes + + + + false + + + + + + pf3_bar2_size_mqdma + Pf0 Bar2 Size + 128 + + + + false + + + + + + pf3_bar3_enabled_mqdma + Pf0 Bar3 Enabled + false + + + + false + + + + + + pf3_bar3_type_mqdma + Pf0 Bar3 Type + N/A + + + + false + + + + + + pf3_bar3_64bit_mqdma + Pf0 Bar3 64bit + false + + + + false + + + + + + pf3_bar3_prefetchable_mqdma + Pf0 Bar3 Prefetchable + false + + + + false + + + + + + pf3_bar3_scale_mqdma + Pf0 Bar3 Scale + Kilobytes + + + + false + + + + + + pf3_bar3_size_mqdma + Pf0 Bar3 Size + 128 + + + + false + + + + + + pf3_bar4_enabled_mqdma + Pf0 Bar4 Enabled + false + + + + false + + + + + + pf3_bar4_type_mqdma + Pf0 Bar4 Type + N/A + + + + false + + + + + + pf3_bar4_64bit_mqdma + Pf0 Bar4 64bit + false + + + + false + + + + + + pf3_bar4_prefetchable_mqdma + Pf0 Bar4 Prefetchable + false + + + + false + + + + + + pf3_bar4_scale_mqdma + Pf0 Bar4 Scale + Kilobytes + + + + false + + + + + + pf3_bar4_size_mqdma + Pf0 Bar4 Size + 128 + + + + false + + + + + + pf3_bar5_enabled_mqdma + Pf0 Bar5 Enabled + false + + + + false + + + + + + pf3_bar5_type_mqdma + Pf0 Bar5 Type + N/A + + + + false + + + + + + pf3_bar5_prefetchable_mqdma + Pf0 Bar5 Prefetchable + false + + + pf3_bar5_scale_mqdma + Pf0 Bar5 Scale + Kilobytes + + + + false + + + + + + pf3_bar5_size_mqdma + Pf0 Bar5 Size + 128 + + + + false + + + + + + copy_pf0 + true + + + copy_sriov_pf0 + true + + + pf0_expansion_rom_enabled_mqdma + Pf0 Expansion Rom Enabled + false + + + pf0_expansion_rom_type_mqdma + N/A + + + + false + + + + + + pf0_expansion_rom_scale_mqdma + Pf0 Expansion Rom Scale + Kilobytes + + + + false + + + + + + pf0_expansion_rom_size_mqdma + Pf0 Expansion Rom Size + 2 + + + + false + + + + + + pf1_expansion_rom_type_mqdma + N/A + + + + false + + + + + + pf1_expansion_rom_enabled_mqdma + Pf0 Expansion Rom Enabled + false + + + pf1_expansion_rom_scale_mqdma + Pf0 Expansion Rom Scale + Kilobytes + + + + false + + + + + + pf1_expansion_rom_size_mqdma + Pf0 Expansion Rom Size + 2 + + + + false + + + + + + pf2_expansion_rom_type_mqdma + N/A + + + + false + + + + + + pf2_expansion_rom_enabled_mqdma + Pf0 Expansion Rom Enabled + false + + + pf2_expansion_rom_scale_mqdma + Pf0 Expansion Rom Scale + Kilobytes + + + + false + + + + + + pf2_expansion_rom_size_mqdma + Pf0 Expansion Rom Size + 2 + + + + false + + + + + + pf3_expansion_rom_type_mqdma + N/A + + + + false + + + + + + pf3_expansion_rom_enabled_mqdma + Pf0 Expansion Rom Enabled + false + + + pf3_expansion_rom_scale_mqdma + Pf0 Expansion Rom Scale + Kilobytes + + + + false + + + + + + pf3_expansion_rom_size_mqdma + Pf0 Expansion Rom Size + 2 + + + + false + + + + + + pf0_sriov_bar0_enabled + Pf0 Sriov Bar0 Enabled + true + + + pf0_sriov_bar0_type + Pf0 Sriov Bar0 Type + DMA + + + pf0_sriov_bar0_64bit + Pf0 Sriov Bar0 64bit + false + + + pf0_sriov_bar0_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf0_sriov_bar0_size + Pf0 Sriov Bar0 Size + 2 + + + pf0_sriov_bar0_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + pf0_sriov_bar1_enabled + Pf0 Sriov Bar0 Enabled + false + + + pf0_sriov_bar1_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf0_sriov_bar1_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf0_sriov_bar1_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf0_sriov_bar1_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf0_sriov_bar1_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf0_sriov_bar2_enabled + Pf0 Sriov Bar0 Enabled + false + + + pf0_sriov_bar2_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf0_sriov_bar2_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf0_sriov_bar2_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf0_sriov_bar2_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf0_sriov_bar2_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf0_sriov_bar3_enabled + Pf0 Sriov Bar0 Enabled + false + + + pf0_sriov_bar3_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf0_sriov_bar3_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf0_sriov_bar3_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf0_sriov_bar3_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf0_sriov_bar3_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf0_sriov_bar4_enabled + Pf0 Sriov Bar0 Enabled + false + + + pf0_sriov_bar4_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf0_sriov_bar4_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf0_sriov_bar4_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf0_sriov_bar4_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf0_sriov_bar4_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf0_sriov_bar5_enabled + Pf0 Sriov Bar0 Enabled + false + + + pf0_sriov_bar5_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf0_sriov_bar5_64bit + Pf0 Sriov Bar0 64bit + false + + + pf0_sriov_bar5_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + pf0_sriov_bar5_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf0_sriov_bar5_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf1_sriov_bar0_enabled + Pf0 Sriov Bar0 Enabled + true + + + + false + + + + + + pf1_sriov_bar0_type + Pf0 Sriov Bar0 Type + DMA + + + + false + + + + + + pf1_sriov_bar0_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf1_sriov_bar0_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf1_sriov_bar0_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf1_sriov_bar0_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf1_sriov_bar1_enabled + Pf0 Sriov Bar0 Enabled + false + + + + false + + + + + + pf1_sriov_bar1_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf1_sriov_bar1_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf1_sriov_bar1_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf1_sriov_bar1_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf1_sriov_bar1_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf1_sriov_bar2_enabled + Pf0 Sriov Bar0 Enabled + false + + + + false + + + + + + pf1_sriov_bar2_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf1_sriov_bar2_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf1_sriov_bar2_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf1_sriov_bar2_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf1_sriov_bar2_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf1_sriov_bar3_enabled + Pf0 Sriov Bar0 Enabled + false + + + + false + + + + + + pf1_sriov_bar3_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf1_sriov_bar3_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf1_sriov_bar3_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf1_sriov_bar3_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf1_sriov_bar3_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf1_sriov_bar4_enabled + Pf0 Sriov Bar0 Enabled + false + + + + false + + + + + + pf1_sriov_bar4_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf1_sriov_bar4_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf1_sriov_bar4_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf1_sriov_bar4_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf1_sriov_bar4_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf1_sriov_bar5_enabled + Pf0 Sriov Bar0 Enabled + false + + + + false + + + + + + pf1_sriov_bar5_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf1_sriov_bar5_64bit + Pf0 Sriov Bar0 64bit + false + + + pf1_sriov_bar5_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + pf1_sriov_bar5_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf1_sriov_bar5_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf2_sriov_bar0_enabled + Pf0 Sriov Bar0 Enabled + true + + + + false + + + + + + pf2_sriov_bar0_type + Pf0 Sriov Bar0 Type + DMA + + + + false + + + + + + pf2_sriov_bar0_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf2_sriov_bar0_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf2_sriov_bar0_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf2_sriov_bar0_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf2_sriov_bar1_enabled + Pf0 Sriov Bar0 Enabled + false + + + + false + + + + + + pf2_sriov_bar1_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf2_sriov_bar1_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf2_sriov_bar1_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf2_sriov_bar1_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf2_sriov_bar1_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf2_sriov_bar2_enabled + Pf0 Sriov Bar0 Enabled + false + + + + false + + + + + + pf2_sriov_bar2_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf2_sriov_bar2_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf2_sriov_bar2_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf2_sriov_bar2_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf2_sriov_bar2_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf2_sriov_bar3_enabled + Pf0 Sriov Bar0 Enabled + false + + + + false + + + + + + pf2_sriov_bar3_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf2_sriov_bar3_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf2_sriov_bar3_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf2_sriov_bar3_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf2_sriov_bar3_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf2_sriov_bar4_enabled + Pf0 Sriov Bar0 Enabled + false + + + + false + + + + + + pf2_sriov_bar4_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf2_sriov_bar4_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf2_sriov_bar4_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf2_sriov_bar4_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf2_sriov_bar4_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf2_sriov_bar5_enabled + Pf0 Sriov Bar0 Enabled + false + + + + false + + + + + + pf2_sriov_bar5_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf2_sriov_bar5_64bit + Pf0 Sriov Bar0 64bit + false + + + pf2_sriov_bar5_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + pf2_sriov_bar5_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf2_sriov_bar5_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf3_sriov_bar0_enabled + Pf0 Sriov Bar0 Enabled + true + + + + false + + + + + + pf3_sriov_bar0_type + Pf0 Sriov Bar0 Type + DMA + + + + false + + + + + + pf3_sriov_bar0_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf3_sriov_bar0_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf3_sriov_bar0_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf3_sriov_bar0_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf3_sriov_bar1_enabled + Pf0 Sriov Bar0 Enabled + false + + + + false + + + + + + pf3_sriov_bar1_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf3_sriov_bar1_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf3_sriov_bar1_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf3_sriov_bar1_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf3_sriov_bar1_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf3_sriov_bar2_enabled + Pf0 Sriov Bar0 Enabled + false + + + + false + + + + + + pf3_sriov_bar2_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf3_sriov_bar2_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf3_sriov_bar2_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf3_sriov_bar2_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf3_sriov_bar2_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf3_sriov_bar3_enabled + Pf0 Sriov Bar0 Enabled + false + + + + false + + + + + + pf3_sriov_bar3_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf3_sriov_bar3_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf3_sriov_bar3_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf3_sriov_bar3_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf3_sriov_bar3_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf3_sriov_bar4_enabled + Pf0 Sriov Bar0 Enabled + false + + + + false + + + + + + pf3_sriov_bar4_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf3_sriov_bar4_64bit + Pf0 Sriov Bar0 64bit + false + + + + false + + + + + + pf3_sriov_bar4_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + + false + + + + + + pf3_sriov_bar4_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf3_sriov_bar4_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pf3_sriov_bar5_enabled + Pf0 Sriov Bar0 Enabled + false + + + + false + + + + + + pf3_sriov_bar5_type + Pf0 Sriov Bar0 Type + N/A + + + + false + + + + + + pf3_sriov_bar5_64bit + Pf0 Sriov Bar0 64bit + false + + + pf3_sriov_bar5_prefetchable + Pf0 Sriov Bar0 Prefetchable + false + + + pf3_sriov_bar5_size + Pf0 Sriov Bar0 Size + 2 + + + + false + + + + + + pf3_sriov_bar5_scale + Pf0 Sriov Bar0 Scale + Kilobytes + + + + false + + + + + + pcie_id_if + FALSE + + + pf0_vendor_id_mqdma + Vendor Id + 10EE + + + pf1_vendor_id_mqdma + Vendor Id + 10EE + + + pf2_vendor_id_mqdma + Vendor Id + 10EE + + + pf3_vendor_id_mqdma + Vendor Id + 10EE + + + PF0_DEVICE_ID_mqdma + Pf2 Device Id + 9038 + + + PF1_DEVICE_ID_mqdma + Pf2 Device Id + 0007 + + + PF2_DEVICE_ID_mqdma + Pf2 Device Id + 9038 + + + PF3_DEVICE_ID_mqdma + Pf3 Device Id + 9038 + + + PF0_REVISION_ID_mqdma + Pf2 Revision Id + 00 + + + PF1_REVISION_ID_mqdma + Pf2 Revision Id + 00 + + + PF2_REVISION_ID_mqdma + Pf2 Revision Id + 00 + + + PF3_REVISION_ID_mqdma + Pf3 Revision Id + 00 + + + PF0_SUBSYSTEM_VENDOR_ID_mqdma + Pf2 Subsystem Vendor Id + 10EE + + + PF1_SUBSYSTEM_VENDOR_ID_mqdma + Pf2 Subsystem Vendor Id + 10EE + + + PF2_SUBSYSTEM_VENDOR_ID_mqdma + Pf2 Subsystem Vendor Id + 10EE + + + PF3_SUBSYSTEM_VENDOR_ID_mqdma + Pf3 Subsystem Vendor Id + 10EE + + + PF0_SUBSYSTEM_ID_mqdma + Pf2 Subsystem Id + 0007 + + + PF1_SUBSYSTEM_ID_mqdma + Pf2 Subsystem Id + 0007 + + + PF2_SUBSYSTEM_ID_mqdma + Pf2 Subsystem Id + 0007 + + + PF3_SUBSYSTEM_ID_mqdma + Pf3 Subsystem Id + 0007 + + + pf0_Use_Class_Code_Lookup_Assistant_mqdma + false + + + pf1_Use_Class_Code_Lookup_Assistant_mqdma + false + + + pf2_Use_Class_Code_Lookup_Assistant_mqdma + false + + + pf3_Use_Class_Code_Lookup_Assistant_mqdma + false + + + pf0_base_class_menu_mqdma + Pf1 Base Class Menu + Memory_controller + + + pf0_class_code_base_mqdma + Pf1 Class Code Base + 05 + + + + true + + + + + + pf0_class_code_sub_mqdma + Pf1 Class Code Sub + 80 + + + + true + + + + + + pf0_sub_class_interface_menu_mqdma + Pf1 Sub Class Interface Menu + Other_memory_controller + + + + true + + + + + + pf0_class_code_interface_mqdma + Pf1 Class Code Interface + 00 + + + + true + + + + + + pf0_class_code_mqdma + Pf1 Class Code + 058000 + + + + false + + + + + + pf1_base_class_menu_mqdma + Pf1 Base Class Menu + Memory_controller + + + pf1_class_code_base_mqdma + Pf1 Class Code Base + 05 + + + + true + + + + + + pf1_class_code_sub_mqdma + Pf1 Class Code Sub + 80 + + + + true + + + + + + pf1_sub_class_interface_menu_mqdma + Pf1 Sub Class Interface Menu + Other_memory_controller + + + + true + + + + + + pf1_class_code_interface_mqdma + Pf1 Class Code Interface + 00 + + + + true + + + + + + pf1_class_code_mqdma + Pf1 Class Code + 058000 + + + + false + + + + + + pf2_base_class_menu_mqdma + Pf1 Base Class Menu + Memory_controller + + + pf2_class_code_base_mqdma + Pf1 Class Code Base + 05 + + + + true + + + + + + pf2_class_code_sub_mqdma + Pf1 Class Code Sub + 80 + + + + true + + + + + + pf2_sub_class_interface_menu_mqdma + Pf1 Sub Class Interface Menu + Other_memory_controller + + + + true + + + + + + pf2_class_code_interface_mqdma + Pf1 Class Code Interface + 00 + + + + true + + + + + + pf2_class_code_mqdma + Pf1 Class Code + 058000 + + + + false + + + + + + pf3_base_class_menu_mqdma + Pf1 Base Class Menu + Memory_controller + + + pf3_class_code_base_mqdma + Pf1 Class Code Base + 05 + + + + true + + + + + + pf3_class_code_sub_mqdma + Pf1 Class Code Sub + 80 + + + + true + + + + + + pf3_sub_class_interface_menu_mqdma + Pf1 Sub Class Interface Menu + Other_memory_controller + + + + true + + + + + + pf3_class_code_interface_mqdma + Pf1 Class Code Interface + 00 + + + + true + + + + + + pf3_class_code_mqdma + Pf1 Class Code + 058000 + + + + false + + + + + + SRIOV_FIRST_VF_OFFSET + Pf0 Sriov First Vf Offset + 1 + + + pf0_sriov_cap_ver + Pf0 Sriov Cap Ver + 1 + + + PF0_SRIOV_CAP_INITIAL_VF + Pf0 Sriov Cap Initial Vf + 0 + + + + false + + + + + + PF0_SRIOV_FUNC_DEP_LINK + Pf0 Sriov Func Dep Link + 0000 + + + PF0_SRIOV_FIRST_VF_OFFSET + Pf0 Sriov First Vf Offset + 0 + + + PF0_SRIOV_VF_DEVICE_ID + Pf0 Sriov Vf Device Id + 0000 + + + PF0_SRIOV_SUPPORTED_PAGE_SIZE + Pf0 Sriov Supported Page Size + 00000553 + + + PF1_SRIOV_CAP_VER + Pf1 Sriov Cap Ver + 1 + + + + false + + + + + + PF1_SRIOV_CAP_INITIAL_VF + Pf0 Sriov Cap Initial Vf + 0 + + + + false + + + + + + PF1_SRIOV_FIRST_VF_OFFSET + Pf1 Sriov First Vf Offset + 0 + + + PF1_SRIOV_FUNC_DEP_LINK + Pf1 Sriov Func Dep Link + 0001 + + + + false + + + + + + PF1_SRIOV_SUPPORTED_PAGE_SIZE + Pf1 Sriov Supported Page Size + 00000553 + + + PF1_SRIOV_VF_DEVICE_ID + Pf1 Sriov Vf Device Id + 0000 + + + + false + + + + + + PF2_SRIOV_CAP_VER + Pf2 Sriov Cap Ver + 1 + + + + false + + + + + + PF2_SRIOV_CAP_INITIAL_VF + Pf0 Sriov Cap Initial Vf + 0 + + + + false + + + + + + PF2_SRIOV_FIRST_VF_OFFSET + Pf2 Sriov First Vf Offset + 0 + + + PF2_SRIOV_FUNC_DEP_LINK + Pf2 Sriov Func Dep Link + 0002 + + + + false + + + + + + PF2_SRIOV_SUPPORTED_PAGE_SIZE + Pf2 Sriov Supported Page Size + 00000553 + + + PF2_SRIOV_VF_DEVICE_ID + Pf2 Sriov Vf Device Id + 0000 + + + + false + + + + + + PF3_SRIOV_CAP_INITIAL_VF + Pf3 Sriov Cap Initial Vf + 0 + + + + false + + + + + + PF3_SRIOV_CAP_VER + Pf3 Sriov Cap Ver + 1 + + + + false + + + + + + PF3_SRIOV_FIRST_VF_OFFSET + Pf3 Sriov First Vf Offset + 0 + + + PF3_SRIOV_FUNC_DEP_LINK + Pf3 Sriov Func Dep Link + 0003 + + + + false + + + + + + PF3_SRIOV_SUPPORTED_PAGE_SIZE + Pf3 Sriov Supported Page Size + 00000553 + + + PF3_SRIOV_VF_DEVICE_ID + Pf3 Sriov Vf Device Id + 0000 + + + + false + + + + + + pf0_ari_enabled + Pf0 Ari Enabled + false + + + pf0_msix_enabled_mqdma + Pf0 Msix Enabled + false + + + pf1_msix_enabled_mqdma + Pf1 Msix Enabled + false + + + pf2_msix_enabled_mqdma + Pf2 Msix Enabled + false + + + pf3_msix_enabled_mqdma + Pf3 Msix Enabled + false + + + PF0_MSIX_CAP_TABLE_SIZE_mqdma + Pf0 Msix Cap Table Size + 000 + + + + false + + + + + + PF1_MSIX_CAP_TABLE_SIZE_mqdma + Pf1 Msix Cap Table Size + 000 + + + + false + + + + + + PF2_MSIX_CAP_TABLE_SIZE_mqdma + Pf2 Msix Cap Table Size + 000 + + + + false + + + + + + PF3_MSIX_CAP_TABLE_SIZE_mqdma + Pf3 Msix Cap Table Size + 000 + + + + false + + + + + + PF0_MSIX_CAP_TABLE_OFFSET_mqdma + Pf0 Msix Cap Table Offset + 00000000 + + + + false + + + + + + PF1_MSIX_CAP_TABLE_OFFSET_mqdma + Pf1 Msix Cap Table Offset + 00000000 + + + + false + + + + + + PF2_MSIX_CAP_TABLE_OFFSET_mqdma + Pf2 Msix Cap Table Offset + 00000000 + + + + false + + + + + + PF3_MSIX_CAP_TABLE_OFFSET_mqdma + Pf3 Msix Cap Table Offset + 00000000 + + + + false + + + + + + PF0_MSIX_CAP_TABLE_BIR_mqdma + Pf0 Msix Cap Table Bir + BAR_0 + + + + false + + + + + + PF1_MSIX_CAP_TABLE_BIR_mqdma + Pf0 Msix Cap Table Bir + BAR_0 + + + + false + + + + + + PF2_MSIX_CAP_TABLE_BIR_mqdma + Pf0 Msix Cap Table Bir + BAR_0 + + + + false + + + + + + PF3_MSIX_CAP_TABLE_BIR_mqdma + Pf0 Msix Cap Table Bir + BAR_0 + + + + false + + + + + + PF0_MSIX_CAP_PBA_OFFSET_mqdma + Pf0 Msix Cap Pba Offset + 00000000 + + + + false + + + + + + PF1_MSIX_CAP_PBA_OFFSET_mqdma + Pf1 Msix Cap Pba Offset + 00000000 + + + + false + + + + + + PF2_MSIX_CAP_PBA_OFFSET_mqdma + Pf2 Msix Cap Pba Offset + 00000000 + + + + false + + + + + + PF3_MSIX_CAP_PBA_OFFSET_mqdma + Pf3 Msix Cap Pba Offset + 00000000 + + + + false + + + + + + PF0_MSIX_CAP_PBA_BIR_mqdma + Pf0 Msix Cap Pba Bir + BAR_0 + + + + false + + + + + + PF1_MSIX_CAP_PBA_BIR_mqdma + Pf1 Msix Cap Pba Bir + BAR_0 + + + + false + + + + + + PF2_MSIX_CAP_PBA_BIR_mqdma + Pf2 Msix Cap Pba Bir + BAR_0 + + + + false + + + + + + PF3_MSIX_CAP_PBA_BIR_mqdma + Pf3 Msix Cap Pba Bir + BAR_0 + + + + false + + + + + + MSI_X_OPTIONS + None + + + + false + + + + + + dsc_bypass_rd_out + 0000 + + + dsc_bypass_wr_out + 0000 + + + num_queues + 1 + + + enable_auto_rxeq + False + + + enable_pcie_debug + False + + + axisten_if_enable_msg_route + 27FFF + + + en_axi_mm_mqdma + true + + + + true + + + + + + en_axi_st_mqdma + false + + + + true + + + + + + enable_more_clk + false + + + tl_credits_cd + 15 + + + tl_credits_ch + 15 + + + set_finite_credit + false + + + disable_bram_pipeline + false + + + disable_eq_synchronizer + false + + + enable_resource_reduction + false + + + c_ats_enable + ATS Extended Capability Enable + false + + + c_pri_enable + Page Request Extended Capability Enable + false + + + usplus_es1_seqnum_bypass + false + + + bridge_registers_offset_enable + false + + + enable_gen4 + false + + + gen4_eieos_0s7 + true + + + c_s_axi_supports_narrow_burst + false + + + enable_ats_switch + FALSE + + + c_ats_switch_unique_bdf + 1 + + + ctrl_skip_mask + true + + + pf0_ats_enabled + Pf0 Ats Enabled + false + + + pf0_pri_enabled + Pf0 Pri Enabled + false + + + aspm_support + ASPM Support + No_ASPM + + + pf0_aer_cap_ecrc_gen_and_check_capable + false + + + gen_pipe_debug + false + + + soft_reset_en + DMA Bridge Reset + false + + + msi_rx_pin_en + FALSE + + + intx_rx_pin_en + true + + + msix_type + MSI-X Type + HARD + + + runbit_fix + false + + + axsize_byte_access_en + false + + + + + DMA/Bridge Subsystem for PCI Express (PCIe) + + XPM_CDC + XPM_MEMORY + XPM_FIFO + + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 2018.2 + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem.xci b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem.xci new file mode 100644 index 0000000..d6c80db --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem.xci @@ -0,0 +1,266 @@ + + + xilinx.com + xci + unknown + 1.0 + + + zq_calib_mem + + + 4096 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + + 1 + 100000000 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 0.000 + AXI4LITE + READ_WRITE + 0 + 0 + 0 + 0 + 0 + OTHER + NONE + 8192 + 32 + + OTHER + NONE + 8192 + 32 + + + 100000000 + 0.000 + 6 + 6 + 1 + 4 + 0 + 1 + 9 + 0 + 0 + 1 + NONE + 0 + 0 + 0 + ./ + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + Estimated Power for IP : 5.931282 mW + virtexuplus + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + zq_calib_mem.mem + zq_calib_mem.mif + 0 + 1 + 0 + 0 + 1 + 48 + 48 + 64 + 64 + 0 + 0 + CE + CE + ALL + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 1 + 1 + 48 + 48 + WRITE_FIRST + WRITE_FIRST + 64 + 64 + virtexuplus + 4 + Memory_Slave + AXI4_Full + false + Minimum_Area + false + 9 + NONE + ../../../../coe/pr_zq.coe + ALL + zq_calib_mem + false + false + false + false + false + false + false + false + false + Use_ENA_Pin + Always_Enabled + Single_Bit_Error_Injection + true + Native + true + no_mem_loaded + Single_Port_RAM + WRITE_FIRST + WRITE_FIRST + 0 + 0 + BRAM + 0 + 100 + 100 + 50 + 0 + 0 + 0 + 8kx2 + false + false + 64 + 64 + false + false + false + false + 0 + false + false + CE + CE + SYNC + false + false + false + false + false + false + false + 48 + 64 + 64 + No_ECC + false + false + false + Stand_Alone + virtexuplus + + xcvu9p + flgb2104 + VERILOG + + MIXED + -2 + E + TRUE + TRUE + IP_Flow + 1 + TRUE + . + + . + 2018.2 + OUT_OF_CONTEXT + + + + + + + + + + + + + + + + + + + diff --git a/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem.xml b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem.xml new file mode 100644 index 0000000..db5f7e2 --- /dev/null +++ b/projects/XUSP3R/XUSP3R.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem.xml @@ -0,0 +1,4054 @@ + + + xilinx.com + customized_ip + zq_calib_mem + 1.0 + + + CLK.ACLK + ACLK + AXI4 Interconnect Clock Input + + + + + + + CLK + + + s_aclk + + + + + + ASSOCIATED_BUSIF + AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI + + + ASSOCIATED_RESET + s_aresetn + + + FREQ_HZ + 100000000 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + + + RST.ARESETN + ARESETN + AXI4 Interconnect Reset Input + + + + + + + RST + + + s_aresetn + + + + + + POLARITY + ACTIVE_LOW + + + + + AXI_SLAVE_S_AXI + AXI_SLAVE + AXI_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + AXILite_SLAVE_S_AXI + AXILite_SLAVE + AXILite_SLAVE + + + + + + + ARADDR + + + s_axi_araddr + + + + + ARBURST + + + s_axi_arburst + + + + + ARID + + + s_axi_arid + + + + + ARLEN + + + s_axi_arlen + + + + + ARREADY + + + s_axi_arready + + + + + ARSIZE + + + s_axi_arsize + + + + + ARVALID + + + s_axi_arvalid + + + + + AWADDR + + + s_axi_awaddr + + + + + AWBURST + + + s_axi_awburst + + + + + AWID + + + s_axi_awid + + + + + AWLEN + + + s_axi_awlen + + + + + AWREADY + + + s_axi_awready + + + + + AWSIZE + + + s_axi_awsize + + + + + AWVALID + + + s_axi_awvalid + + + + + BID + + + s_axi_bid + + + + + BREADY + + + s_axi_bready + + + + + BRESP + + + s_axi_bresp + + + + + BVALID + + + s_axi_bvalid + + + + + RDATA + + + s_axi_rdata + + + + + RID + + + s_axi_rid + + + + + RLAST + + + s_axi_rlast + + + + + RREADY + + + s_axi_rready + + + + + RRESP + + + s_axi_rresp + + + + + RVALID + + + s_axi_rvalid + + + + + WDATA + + + s_axi_wdata + + + + + WLAST + + + s_axi_wlast + + + + + WREADY + + + s_axi_wready + + + + + WSTRB + + + s_axi_wstrb + + + + + WVALID + + + s_axi_wvalid + + + + + + DATA_WIDTH + 1 + + + none + + + + + PROTOCOL + AXI4LITE + + + none + + + + + FREQ_HZ + 100000000 + + + none + + + + + ID_WIDTH + 0 + + + none + + + + + ADDR_WIDTH + 1 + + + none + + + + + AWUSER_WIDTH + 0 + + + none + + + + + ARUSER_WIDTH + 0 + + + none + + + + + WUSER_WIDTH + 0 + + + none + + + + + RUSER_WIDTH + 0 + + + none + + + + + BUSER_WIDTH + 0 + + + none + + + + + READ_WRITE_MODE + READ_WRITE + + + none + + + + + HAS_BURST + 0 + + + none + + + + + HAS_LOCK + 0 + + + none + + + + + HAS_PROT + 0 + + + none + + + + + HAS_CACHE + 0 + + + none + + + + + HAS_QOS + 0 + + + none + + + + + HAS_REGION + 0 + + + none + + + + + HAS_WSTRB + 0 + + + none + + + + + HAS_BRESP + 0 + + + none + + + + + HAS_RRESP + 0 + + + none + + + + + SUPPORTS_NARROW_BURST + 0 + + + none + + + + + NUM_READ_OUTSTANDING + 1 + + + none + + + + + NUM_WRITE_OUTSTANDING + 1 + + + none + + + + + MAX_BURST_LENGTH + 1 + + + none + + + + + PHASE + 0.000 + + + none + + + + + CLK_DOMAIN + + + + none + + + + + NUM_READ_THREADS + 1 + + + none + + + + + NUM_WRITE_THREADS + 1 + + + none + + + + + RUSER_BITS_PER_BYTE + 0 + + + none + + + + + WUSER_BITS_PER_BYTE + 0 + + + none + + + + + + + + false + + + + + + BRAM_PORTA + BRAM_PORTA + BRAM_PORTA + + + + + + + ADDR + + + addra + + + + + CLK + + + clka + + + + + DIN + + + dina + + + + + DOUT + + + douta + + + + + EN + + + ena + + + + + RST + + + rsta + + + + + WE + + + wea + + + + + + MEM_SIZE + 8192 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + OTHER + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + + true + + + + + + BRAM_PORTB + BRAM_PORTB + BRAM_PORTB + + + + + + + ADDR + + + addrb + + + + + CLK + + + clkb + + + + + DIN + + + dinb + + + + + DOUT + + + doutb + + + + + EN + + + enb + + + + + RST + + + rstb + + + + + WE + + + web + + + + + + MEM_SIZE + 8192 + + + none + + + + + MEM_WIDTH + 32 + + + none + + + + + MEM_ECC + NONE + + + none + + + + + MASTER_TYPE + OTHER + + + none + + + + + READ_WRITE_MODE + + + + none + + + + + + + + false + + + + + + + + S_1 + + Mem0 + 0 + 4096 + 32 + memory + read-write + + + OFFSET_BASE_PARAM + C_BASEADDR + + + OFFSET_HIGH_PARAM + C_HIGHADDR + + + + + + + + + clka + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + rsta + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + ena + + in + + + std_logic + dummy_view + + + + 0 + + + + + + true + + + + + + regcea + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + wea + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + addra + + in + + 5 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + dina + + in + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + true + + + + + + douta + + out + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + + + + true + + + + + + clkb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rstb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + enb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + regceb + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + web + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + addrb + + in + + 5 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + dinb + + in + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + doutb + + out + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + eccpipece + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rdaddrecc + + out + + 5 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + sleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + deepsleep + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + shutdown + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + rsta_busy + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + rstb_busy + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_aclk + + in + + + std_logic + dummy_view + + + + 0x0 + + + + + + false + + + + + + s_aresetn + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awaddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_awready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_wdata + + in + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wstrb + + in + + 0 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wlast + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_wready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_bvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_bready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arid + + in + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_araddr + + in + + 31 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arlen + + in + + 7 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arsize + + in + + 2 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arburst + + in + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arvalid + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_arready + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rid + + out + + 3 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rdata + + out + + 63 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rresp + + out + + 1 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + s_axi_rlast + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rvalid + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rready + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectsbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_injectdbiterr + + in + + + std_logic + dummy_view + + + + 0 + + + + + + false + + + + + + s_axi_sbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_dbiterr + + out + + + std_logic + dummy_view + + + + + + + false + + + + + + s_axi_rdaddrecc + + out + + 5 + 0 + + + + std_logic_vector + dummy_view + + + + + + + false + + + + + + + + C_FAMILY + virtexuplus + + + C_XDEVICEFAMILY + virtexuplus + + + C_ELABORATION_DIR + ./ + + + C_INTERFACE_TYPE + 0 + + + C_AXI_TYPE + 1 + + + C_AXI_SLAVE_TYPE + 0 + + + C_USE_BRAM_BLOCK + 0 + + + C_ENABLE_32BIT_ADDRESS + 0 + + + C_CTRL_ECC_ALGO + NONE + + + C_HAS_AXI_ID + 0 + + + C_AXI_ID_WIDTH + 4 + + + C_MEM_TYPE + 0 + + + C_BYTE_SIZE + 9 + + + C_ALGORITHM + 1 + + + C_PRIM_TYPE + 1 + + + C_LOAD_INIT_FILE + 1 + + + C_INIT_FILE_NAME + zq_calib_mem.mif + + + C_INIT_FILE + zq_calib_mem.mem + + + C_USE_DEFAULT_DATA + 1 + + + C_DEFAULT_DATA + 0 + + + C_HAS_RSTA + 0 + + + C_RST_PRIORITY_A + CE + + + C_RSTRAM_A + 0 + + + C_INITA_VAL + 0 + + + C_HAS_ENA + 1 + + + C_HAS_REGCEA + 0 + + + C_USE_BYTE_WEA + 0 + + + C_WEA_WIDTH + 1 + + + C_WRITE_MODE_A + WRITE_FIRST + + + C_WRITE_WIDTH_A + 64 + + + C_READ_WIDTH_A + 64 + + + C_WRITE_DEPTH_A + 48 + + + C_READ_DEPTH_A + 48 + + + C_ADDRA_WIDTH + 6 + + + C_HAS_RSTB + 0 + + + C_RST_PRIORITY_B + CE + + + C_RSTRAM_B + 0 + + + C_INITB_VAL + 0 + + + C_HAS_ENB + 0 + + + C_HAS_REGCEB + 0 + + + C_USE_BYTE_WEB + 0 + + + C_WEB_WIDTH + 1 + + + C_WRITE_MODE_B + WRITE_FIRST + + + C_WRITE_WIDTH_B + 64 + + + C_READ_WIDTH_B + 64 + + + C_WRITE_DEPTH_B + 48 + + + C_READ_DEPTH_B + 48 + + + C_ADDRB_WIDTH + 6 + + + C_HAS_MEM_OUTPUT_REGS_A + 0 + + + C_HAS_MEM_OUTPUT_REGS_B + 0 + + + C_HAS_MUX_OUTPUT_REGS_A + 0 + + + C_HAS_MUX_OUTPUT_REGS_B + 0 + + + C_MUX_PIPELINE_STAGES + 0 + + + C_HAS_SOFTECC_INPUT_REGS_A + 0 + + + C_HAS_SOFTECC_OUTPUT_REGS_B + 0 + + + C_USE_SOFTECC + 0 + + + C_USE_ECC + 0 + + + C_EN_ECC_PIPE + 0 + + + C_HAS_INJECTERR + 0 + + + C_SIM_COLLISION_CHECK + ALL + + + C_COMMON_CLK + 0 + + + C_DISABLE_WARN_BHV_COLL + 0 + + + C_EN_SLEEP_PIN + 0 + + + C_USE_URAM + 0 + + + C_EN_RDADDRA_CHG + 0 + + + C_EN_RDADDRB_CHG + 0 + + + C_EN_DEEPSLEEP_PIN + 0 + + + C_EN_SHUTDOWN_PIN + 0 + + + C_EN_SAFETY_CKT + 0 + + + C_DISABLE_WARN_BHV_RANGE + 0 + + + C_COUNT_36K_BRAM + 1 + + + C_COUNT_18K_BRAM + 0 + + + C_EST_POWER_SUMMARY + Estimated Power for IP : 5.931282 mW + + + + + + choice_list_402310f0 + 2 + 4 + 8 + 16 + 32 + 64 + 128 + 256 + 512 + 1024 + + + choice_list_5453281d + Native + AXI4 + + + choice_list_5f2d7eda + 16kx1 + 8kx2 + 4kx4 + 2kx9 + 1kx18 + 512x36 + 256x72 + + + choice_list_6e3ded9c + 0 + 1 + 2 + 3 + + + choice_list_89a27b2f + 8 + 9 + + + choice_list_c8df20f0 + NONE + ECCH32-7 + ECCH64-8 + ECCHSIAO32-7 + ECCHSIAO64-8 + ECCHSIAO128-9 + + + choice_list_e9412e2c + BRAM + URAM + + + choice_pairs_07c32259 + WRITE_FIRST + READ_FIRST + NO_CHANGE + + + choice_pairs_27c66b0d + Stand_Alone + BRAM_Controller + + + choice_pairs_2adcaf32 + SYNC + ASYNC + + + choice_pairs_2d73cdeb + Always_Enabled + Use_ENB_Pin + + + choice_pairs_3949ecbf + Always_Enabled + Use_ENA_Pin + + + choice_pairs_3e9ce7ae + Minimum_Area + Low_Power + Fixed_Primitives + + + choice_pairs_44b9b2d1 + ALL + NONE + WARNING_ONLY + GENERATE_X_ONLY + + + choice_pairs_63de7f78 + CE + SR + + + choice_pairs_716d2fba + Single_Bit_Error_Injection + Double_Bit_Error_Injection + Single_and_Double_Bit_Error_Injection + + + choice_pairs_b91edaa2 + Memory_Slave + Peripheral_Slave + + + choice_pairs_c1013cbe + No_ECC + Soft_ECC + BuiltIn_ECC + + + choice_pairs_e4c322cb + AXI4_Full + AXI4_Lite + + + choice_pairs_e932d933 + Single_Port_RAM + Simple_Dual_Port_RAM + True_Dual_Port_RAM + Single_Port_ROM + Dual_Port_ROM + + + The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement. It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write port widths, as well as cores which can perform simultaneous write operations to separate locations, and simultaneous read operations from the same location. For more information on differences in interface and feature support between this core and the Dual Port Block Memory and Single Port Block Memory LogiCOREs, please consult the data sheet. + + + Component_Name + zq_calib_mem + + + + true + + + + + + Interface_Type + Native + + + + true + + + + + + AXI_Type + AXI4_Full + + + + true + + + + + + AXI_Slave_Type + Memory_Slave + + + + true + + + + + + Use_AXI_ID + false + + + + false + + + + + + AXI_ID_Width + 4 + + + + false + + + + + + Memory_Type + Single_Port_RAM + + + + true + + + + + + PRIM_type_to_Implement + BRAM + + + + true + + + + + + Enable_32bit_Address + false + + + + true + + + + + + ecctype + No_ECC + + + + false + + + + + + ECC + false + + + + false + + + + + + softecc + false + + + + false + + + + + + EN_SLEEP_PIN + false + + + + true + + + + + + EN_DEEPSLEEP_PIN + false + + + + false + + + + + + EN_SHUTDOWN_PIN + false + + + + false + + + + + + EN_ECC_PIPE + false + + + + false + + + + + + RD_ADDR_CHNG_A + false + + + + false + + + + + + RD_ADDR_CHNG_B + false + + + + false + + + + + + Use_Error_Injection_Pins + false + + + + false + + + + + + Error_Injection_Type + Single_Bit_Error_Injection + + + + false + + + + + + Use_Byte_Write_Enable + false + + + + true + + + + + + Byte_Size + 9 + + + + false + + + + + + Algorithm + Minimum_Area + + + + true + + + + + + Primitive + 8kx2 + + + + false + + + + + + Assume_Synchronous_Clk + false + + + + false + + + + + + Write_Width_A + 64 + + + + true + + + + + + Write_Depth_A + 48 + + + + true + + + + + + Read_Width_A + 64 + + + + true + + + + + + Operating_Mode_A + WRITE_FIRST + + + + true + + + + + + Enable_A + Use_ENA_Pin + + + + true + + + + + + Write_Width_B + 64 + + + + false + + + + + + Read_Width_B + 64 + + + + false + + + + + + Operating_Mode_B + WRITE_FIRST + + + + false + + + + + + Enable_B + Always_Enabled + + + + false + + + + + + Register_PortA_Output_of_Memory_Primitives + false + + + + true + + + + + + Register_PortA_Output_of_Memory_Core + false + + + + true + + + + + + Use_REGCEA_Pin + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Primitives + false + + + + false + + + + + + Register_PortB_Output_of_Memory_Core + false + + + + false + + + + + + Use_REGCEB_Pin + false + + + + false + + + + + + register_porta_input_of_softecc + false + + + + false + + + + + + register_portb_output_of_softecc + false + + + + false + + + + + + Pipeline_Stages + 0 + + + + false + + + + + + Load_Init_File + true + + + + true + + + + + + Coe_File + ../../../../coe/pr_zq.coe + + + + true + + + + + + Fill_Remaining_Memory_Locations + true + + + + true + + + + + + Remaining_Memory_Locations + 0 + + + + true + + + + + + Use_RSTA_Pin + false + + + + true + + + + + + Reset_Memory_Latch_A + false + + + + false + + + + + + Reset_Priority_A + CE + + + + false + + + + + + Output_Reset_Value_A + 0 + + + + false + + + + + + Use_RSTB_Pin + false + + + + false + + + + + + Reset_Memory_Latch_B + false + + + + false + + + + + + Reset_Priority_B + CE + + + + false + + + + + + Output_Reset_Value_B + 0 + + + + false + + + + + + Reset_Type + SYNC + + + + false + + + + + + Additional_Inputs_for_Power_Estimation + false + + + + true + + + + + + Port_A_Clock + 100 + + + + true + + + + + + Port_A_Write_Rate + 50 + + + + true + + + + + + Port_B_Clock + 0 + + + + true + + + + + + Port_B_Write_Rate + 0 + + + + true + + + + + + Port_A_Enable_Rate + 100 + + + + true + + + + + + Port_B_Enable_Rate + 0 + + + + true + + + + + + Collision_Warnings + ALL + + + + true + + + + + + Disable_Collision_Warnings + false + + + + true + + + + + + Disable_Out_of_Range_Warnings + false + + + + true + + + + + + use_bram_block + Stand_Alone + + + + true + + + + + + MEM_FILE + no_mem_loaded + + + + true + + + + + + CTRL_ECC_ALGO + NONE + + + + true + + + + + + EN_SAFETY_CKT + false + + + + false + + + + + + + + Block Memory Generator + + XPM_MEMORY + + 1 + + + + + + + + + + + + + + 2018.2 + + + + + + + + + -- cgit v1.2.3