/sources/hdl/sim_verilog/

• ../
• example_top.sv
• tb_decode_stage.v
• tb_frontend.v
• tb_softmc_top.v