summaryrefslogtreecommitdiffstats
path: root/PinLock-cache.lib
AgeCommit message (Collapse)AuthorLines
2019-11-13Schematic, main, generalLeonard Kugis-26/+74
Added pull resistors to all ports. Added capacitors for all components to prevent high switching currents. Reordered status LEDs and transistors.
2019-11-07Schematic, StatusLeonard Kugis-0/+19
Separated logic IO from power with transistors.
2019-11-07Schematic, JTAGLeonard Kugis-0/+35
Added JTAG interface.
2019-11-07Schematic, PinoutLeonard Kugis-374/+374
Moved buttons and status interface to Port D to prepare Port C as JTAG interface.
2019-11-04structure, buttons, statusLeonard Kugis-27/+66
Implemented hierarchy. Added button interface. Added status interface.
2019-11-03SchematicLeonard Kugis-0/+151
Added Power wirings and connectors. Added 7-segment display output components and wiring to schematic. Added shift registers for button inputs.
2019-11-01Initial commitLeonard Kugis-0/+184
generated by cgit v1.2.3 (git 2.39.1) at 2025-10-17 04:32:37 +0000