Initial commit

1 files changed, 56 insertions, 0 deletions

diff --git a/projects/U200/U200.ip_user_files/ip/xdma/xdma_stub.v b/projects/U200/U200.ip_user_files/ip/xdma/xdma_stub.v
new file mode 100644
index 0000000..2267a77
--- /dev/null
+++ b/projects/U200/U200.ip_user_files/ip/xdma/xdma_stub.v
@@ -0,0 +1,56 @@
+// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
+// --------------------------------------------------------------------------------
+// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
+// Date        : Tue Mar  8 14:33:03 2022
+// Host        : machine running 64-bit Ubuntu 20.04.4 LTS
+// Command     : write_verilog -force -mode synth_stub
+//               /home/ataberk/SoftMC_DDR4/projects/U200/U200.srcs/sources_1/ip/xdma/xdma_stub.v
+// Design      : xdma
+// Purpose     : Stub declaration of top-level module interface
+// Device      : xcu200-fsgd2104-2-e
+// --------------------------------------------------------------------------------
+
+// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
+// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
+// Please paste the declaration into a Verilog source file or add the file as an additional source.
+(* X_CORE_INFO = "xdma_core_top,Vivado 2020.2" *)
+module xdma(sys_clk, sys_clk_gt, sys_rst_n, user_lnk_up, 
+  pci_exp_txp, pci_exp_txn, pci_exp_rxp, pci_exp_rxn, axi_aclk, axi_aresetn, usr_irq_req, 
+  usr_irq_ack, msi_enable, msi_vector_width, cfg_mgmt_addr, cfg_mgmt_write, 
+  cfg_mgmt_write_data, cfg_mgmt_byte_enable, cfg_mgmt_read, cfg_mgmt_read_data, 
+  cfg_mgmt_read_write_done, s_axis_c2h_tdata_0, s_axis_c2h_tlast_0, s_axis_c2h_tvalid_0, 
+  s_axis_c2h_tready_0, s_axis_c2h_tkeep_0, m_axis_h2c_tdata_0, m_axis_h2c_tlast_0, 
+  m_axis_h2c_tvalid_0, m_axis_h2c_tready_0, m_axis_h2c_tkeep_0)
+/* synthesis syn_black_box black_box_pad_pin="sys_clk,sys_clk_gt,sys_rst_n,user_lnk_up,pci_exp_txp[7:0],pci_exp_txn[7:0],pci_exp_rxp[7:0],pci_exp_rxn[7:0],axi_aclk,axi_aresetn,usr_irq_req[0:0],usr_irq_ack[0:0],msi_enable,msi_vector_width[2:0],cfg_mgmt_addr[18:0],cfg_mgmt_write,cfg_mgmt_write_data[31:0],cfg_mgmt_byte_enable[3:0],cfg_mgmt_read,cfg_mgmt_read_data[31:0],cfg_mgmt_read_write_done,s_axis_c2h_tdata_0[255:0],s_axis_c2h_tlast_0,s_axis_c2h_tvalid_0,s_axis_c2h_tready_0,s_axis_c2h_tkeep_0[31:0],m_axis_h2c_tdata_0[255:0],m_axis_h2c_tlast_0,m_axis_h2c_tvalid_0,m_axis_h2c_tready_0,m_axis_h2c_tkeep_0[31:0]" */;
+  input sys_clk;
+  input sys_clk_gt;
+  input sys_rst_n;
+  output user_lnk_up;
+  output [7:0]pci_exp_txp;
+  output [7:0]pci_exp_txn;
+  input [7:0]pci_exp_rxp;
+  input [7:0]pci_exp_rxn;
+  output axi_aclk;
+  output axi_aresetn;
+  input [0:0]usr_irq_req;
+  output [0:0]usr_irq_ack;
+  output msi_enable;
+  output [2:0]msi_vector_width;
+  input [18:0]cfg_mgmt_addr;
+  input cfg_mgmt_write;
+  input [31:0]cfg_mgmt_write_data;
+  input [3:0]cfg_mgmt_byte_enable;
+  input cfg_mgmt_read;
+  output [31:0]cfg_mgmt_read_data;
+  output cfg_mgmt_read_write_done;
+  input [255:0]s_axis_c2h_tdata_0;
+  input s_axis_c2h_tlast_0;
+  input s_axis_c2h_tvalid_0;
+  output s_axis_c2h_tready_0;
+  input [31:0]s_axis_c2h_tkeep_0;
+  output [255:0]m_axis_h2c_tdata_0;
+  output m_axis_h2c_tlast_0;
+  output m_axis_h2c_tvalid_0;
+  input m_axis_h2c_tready_0;
+  output [31:0]m_axis_h2c_tkeep_0;
+endmodule