aboutsummaryrefslogtreecommitdiffstats
path: root/prebuilt/XUSP3S/XUSP3S_C2_SODIMM_1R_x8.ltx
blob: 6e1ee5fbb43f5ed12017c18bec2ea01acb94034e (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="41666666"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frontend/maint_ctrl/aref_switch_r"/>
      </nets>
    </probe>
  </probeset>
</probeData>