blob: 98bfe9cd503e90a337181166be6688b13cf470d6 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
|
onbreak {quit -force}
onerror {quit -force}
asim +access +r +m+phy_ddr4 -L xilinx_vip -L xpm -L microblaze_v11_0_4 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L unisims_ver -L unimacro_ver -L secureip -O5 xil_defaultlib.phy_ddr4 xil_defaultlib.glbl
do {wave.do}
view wave
view structure
do {phy_ddr4.udo}
run -all
endsim
quit -force
|
