aboutsummaryrefslogtreecommitdiffstats
path: root/projects/U200/U200.ip_user_files/sim_scripts/pr_read_mem/riviera/simulate.do
blob: 357f2a33c05d9d7fce95f9bf342f6e26070b1d84 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
onbreak {quit -force}
onerror {quit -force}

asim +access +r +m+pr_read_mem -L xilinx_vip -L xpm -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -O5 xil_defaultlib.pr_read_mem xil_defaultlib.glbl

do {wave.do}

view wave
view structure

do {pr_read_mem.udo}

run -all

endsim

quit -force