vlog.prj « xsim « scratchpad « sim_scripts « U200.ip_user_files « U200 « projects - dram-bender.git - Experimental FPGA-based DRAM memory controller

about summary refs log tree commit diff stats

path: root/projects/U200/U200.ip_user_files/sim_scripts/scratchpad/xsim/vlog.prj

blob: cd813ef7f75aabe3f630b237959a629aeb92f876 (plain) (blame)

verilog xil_defaultlib  \
"../../../../U200.srcs/sources_1/ip/scratchpad/sim/scratchpad.v" \

verilog xil_defaultlib "glbl.v"

nosort