aboutsummaryrefslogtreecommitdiffstats
path: root/projects/U200/U200.ip_user_files/sim_scripts/zq_calib_mem/xcelium/summary.log
blob: 7930542fe1690a7415acd56f01b4413bf1be6809 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

User Configuration
--------------------------------------------------------------------------------
Algorithm                  :     Minimum_Area
Memory Type                :     Single_Port_RAM
Port A Read Width          :     [64]
Port A Write Width         :     [64]
Memory Depth               :     [64]

----------------------------------------------------------------------------------

Block RAM resource(s) (18K BRAMs)    : [0]
Block RAM resource(s) (36K BRAMs)    : [1]
----------------------------------------------------------------------------------
Clock A Frequency          :         [100]
Port A Enable Rate         :         [100]
Port A Write Rate          :         [50]
----------------------------------------------------------------------------------
Estimated Power for IP     :     5.931282 mW
----------------------------------------------------------------------------------