vlog.prj « xsim « zq_calib_mem « sim_scripts « U200.ip_user_files « U200 « projects - dram-bender.git - Experimental FPGA-based DRAM memory controller

about summary refs log tree commit diff stats

path: root/projects/U200/U200.ip_user_files/sim_scripts/zq_calib_mem/xsim/vlog.prj

blob: c533a4225fb490cc8c16170e215749bcd1dc2458 (plain) (blame)

verilog xil_defaultlib  \
"../../../../U200.srcs/sources_1/ip/zq_calib_mem/sim/zq_calib_mem.v" \

verilog xil_defaultlib "glbl.v"

nosort