aboutsummaryrefslogtreecommitdiffstats
path: root/projects/U200/verilog/project.vh
blob: 8286cbde0bac1461e3473d45f56f1cab58a71003 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
`define UDIMM_x8

`ifdef UDIMM_x8

    `define DQ_WIDTH 64
    `define ODT_WIDTH 2
    `define CS_WIDTH 2
    `define CKE_WIDTH 2
    `define CK_WIDTH 1
    `define ROW_ADDR_WIDTH 17

`elsif RDIMM_x8

    `define DQ_WIDTH   72
    `define ODT_WIDTH  2
    `define CS_WIDTH   2
    `define CKE_WIDTH  2
    `define CK_WIDTH   1
    `define ROW_ADDR_WIDTH 17
    
`elsif RDIMM_x4

    `define DQ_WIDTH   72
    `define ODT_WIDTH  2
    `define CS_WIDTH   2
    `define CKE_WIDTH  2
    `define CK_WIDTH   1
    `define ROW_ADDR_WIDTH 18
    
`endif