1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
|
# // Questa Sim-64
# // Version 2020.1 linux_x86_64 Jan 28 2020
# //
# // Copyright 1991-2020 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // QuestaSim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property of
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# do {sim_tb_top_simulate.do}
# vsim "+notimingchecks" -onfinish final -lib xil_defaultlib sim_tb_top_opt
# Start time: 17:31:40 on Aug 31,2022
# Loading work.sim_tb_top(fast)
# Loading work.softmc_top(fast)
# Loading work.HBM_adapter(fast)
# Loading work.cmd_gen(fast)
# Loading work.cmd_buf(fast)
# Loading work.controller_top(fast)
# Loading work.HBM_interface(fast)
# Loading sv_std.std
# Loading work.hbm_0(fast)
# Loading work.hbm_v1_0_9(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.BUFG(fast)
# Loading hbm_v1_0_9.hbm_top(fast)
# Loading xpm.xpm_memory_spram(fast)
# Loading xpm.xpm_memory_base(fast)
# Loading hbm_v1_0_9.hbm_data_fetch(fast)
# Loading hbm_v1_0_9.hbm_apb_mst(fast)
# Loading hbm_v1_0_9.hbm_temp_rd(fast)
# Loading hbm_v1_0_9.hbm_apb_arbiter(fast)
# Loading xpm.xpm_memory_spram(fast__1)
# Loading xpm.xpm_memory_base(fast__1)
# Loading unisims_ver.HBM_TWO_STACK_INTF(fast)
# Loading secureip.SIP_HBM_TWO_STACK_INTF(fast)
# Loading secureip.xil_hbm_two_stack_intf_mod786(fast)
# Loading secureip.xil_hbm_two_stack_intf_mod1(fast)
# Loading secureip.xil_hbm_two_stack_intf_mod6(fast)
# Loading secureip.xil_hbm_two_stack_intf_mod2(fast)
# Loading secureip.xil_hbm_two_stack_intf_mod4(fast)
# Loading work.HBM(fast)
# Loading work.cdc_HBM_to_rbe(fast)
# Loading work.cdc_fifo(fast)
# Loading work.softmc_pipeline(fast)
# Loading work.fetch_stage(fast)
# Loading work.pre_decode(fast)
# Loading work.decode_stage(fast)
# Loading work.execute_stage(fast)
# Loading work.ddr_pipeline(fast)
# Loading work.exe_pipeline(fast)
# Loading work.scratchpad(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_output_reg_stage(fast)
# Loading work.register_file(fast)
# Loading work.frontend(fast)
# Loading work.instr_blk_mem_sim(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(fast__1)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(fast__1)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast__2)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast__3)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_output_reg_stage(fast__1)
# Loading work.maintenance_controller(fast)
# Loading work.pr_read_mem(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(fast__2)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(fast__2)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast__4)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast__5)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_output_reg_stage(fast__2)
# Loading work.zq_calib_mem(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(fast__3)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(fast__3)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast__6)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast__7)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_output_reg_stage(fast__3)
# Loading work.pr_ref_mem(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(fast__4)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(fast__4)
# Loading unisims_ver.IBUFDS_GTE4(fast)
# Loading work.readback_engine(fast)
# Loading work.pop_count4(fast)
# Loading work.diff_shift_reg(fast)
# Loading work.rdback_fifo(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# Loading unisim.fifo36e2(fifo36e2_v)#4
# Loading unisim.fifo36e2(fifo36e2_v)#1
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (11) for port 'addra'. The port definition is at: ../../../../XUPVVH.srcs/sources_1/ip/instr_blk_mem_sim/sim/instr_blk_mem_sim.v(60).
# Time: 0 ps Iteration: 0 Instance: /sim_tb_top/UUT/frontend/genblk1/imem File: ../../../../../../sources/hdl/verilog/frontend.v Line: 60
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 34).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(35 downto 34).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(53 downto 52).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(53 downto 52).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(71 downto 70).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(71 downto 70).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(89 downto 88).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(89 downto 88).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(107 downto 106).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(107 downto 106).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(125 downto 124).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(125 downto 124).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(143 downto 142).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(143 downto 142).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(161 downto 160).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(161 downto 160).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(179 downto 178).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(179 downto 178).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(197 downto 196).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(197 downto 196).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(215 downto 214).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(215 downto 214).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(233 downto 232).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(233 downto 232).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(251 downto 250).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(251 downto 250).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(269 downto 268).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(269 downto 268).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(287 downto 286).
# ** Warning: (vsim-8684) No drivers exist on out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(17 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>(287 downto 286).
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: Actual FIFO Depth = 1025
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 1025
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 1025
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 1025
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 1025
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 1025
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 1025
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 1025
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 1025
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 1025
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 1025
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 1025
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 1025
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 1025
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 1025
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 1025
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 18 C_RD_PRIM_DEPTH = 2304 DEEP = 1 WIDE = 16
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/rbe/rbf/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 2055
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 2055
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 2055
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 2055
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 2055
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 2055
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 2055
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 2055
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 4 WIDE = 8
# Time: 0 ps Iteration: 0 Protected: /sim_tb_top/UUT/HBM_adapter/cdc_HBM/cdc_fifo0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module sim_tb_top.UUT.pipeline.es.data_mem.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module loading initial data...
# Block Memory Generator data initialization complete.
# Block Memory Generator module sim_tb_top.UUT.frontend.genblk1.imem.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module loading initial data...
# Block Memory Generator data initialization complete.
# Block Memory Generator module sim_tb_top.UUT.frontend.maint_ctrl.prm.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module loading initial data...
# Block Memory Generator data initialization complete.
# Block Memory Generator module sim_tb_top.UUT.frontend.maint_ctrl.pzm.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module loading initial data...
# Block Memory Generator data initialization complete.
# Block Memory Generator module sim_tb_top.UUT.frontend.maint_ctrl.prefm.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# HBM[CH_A] : Resetb is de-asserted at 0.0000 ns
# HBM[CH_B] : Resetb is de-asserted at 0.0000 ns
# HBM[CH_C] : Resetb is de-asserted at 0.0000 ns
# HBM[CH_D] : Resetb is de-asserted at 0.0000 ns
# HBM[CH_E] : Resetb is de-asserted at 0.0000 ns
# HBM[CH_F] : Resetb is de-asserted at 0.0000 ns
# HBM[CH_G] : Resetb is de-asserted at 0.0000 ns
# HBM[CH_H] : Resetb is de-asserted at 0.0000 ns
# HBM[CH_A] : Resetb is de-asserted at 0.0000 ns
# HBM[CH_B] : Resetb is de-asserted at 0.0000 ns
# HBM[CH_C] : Resetb is de-asserted at 0.0000 ns
# HBM[CH_D] : Resetb is de-asserted at 0.0000 ns
# HBM[CH_E] : Resetb is de-asserted at 0.0000 ns
# HBM[CH_F] : Resetb is de-asserted at 0.0000 ns
# HBM[CH_G] : Resetb is de-asserted at 0.0000 ns
# HBM[CH_H] : Resetb is de-asserted at 0.0000 ns
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.xpm_memory_spram_inst_0.xpm_memory_base_inst.config_drc
# Time: 1 ps Scope: sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.xpm_memory_spram_inst_0.xpm_memory_base_inst.config_drc File: /usr/pack/vitis-2020.2-kgf/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.xpm_memory_spram_inst_1.xpm_memory_base_inst.config_drc
# Time: 1 ps Scope: sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.xpm_memory_spram_inst_1.xpm_memory_base_inst.config_drc File: /usr/pack/vitis-2020.2-kgf/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
# ** Warning: (vsim-PLI-3408) Too few data words read on line 85 of file "xpm_internal_config_file_sim_0.mem". Expected 2048, found 84. : /usr/pack/vitis-2020.2-kgf/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(1104)
# Time: 10 ps Iteration: 0 Instance: /sim_tb_top/UUT/HBM_adapter/ctrl_top/hbm_inst/inst/TWO_STACK/u_hbm_top/TWO_STACK_HBM/xpm_memory_spram_inst_0/xpm_memory_base_inst
# ** Warning: (vsim-PLI-3408) Too few data words read on line 63 of file "xpm_internal_config_file_sim_1.mem". Expected 2048, found 62. : /usr/pack/vitis-2020.2-kgf/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(1104)
# Time: 10 ps Iteration: 0 Instance: /sim_tb_top/UUT/HBM_adapter/ctrl_top/hbm_inst/inst/TWO_STACK/u_hbm_top/TWO_STACK_HBM/xpm_memory_spram_inst_1/xpm_memory_base_inst
# HBM[CH_A] : Resetb is asserted at 0.0350 ns
# HBM[CH_B] : Resetb is asserted at 0.0350 ns
# HBM[CH_C] : Resetb is asserted at 0.0350 ns
# HBM[CH_D] : Resetb is asserted at 0.0350 ns
# HBM[CH_E] : Resetb is asserted at 0.0350 ns
# HBM[CH_F] : Resetb is asserted at 0.0350 ns
# HBM[CH_G] : Resetb is asserted at 0.0350 ns
# HBM[CH_H] : Resetb is asserted at 0.0350 ns
# HBM[CH_A] : Resetb is asserted at 0.0350 ns
# HBM[CH_B] : Resetb is asserted at 0.0350 ns
# HBM[CH_C] : Resetb is asserted at 0.0350 ns
# HBM[CH_D] : Resetb is asserted at 0.0350 ns
# HBM[CH_E] : Resetb is asserted at 0.0350 ns
# HBM[CH_F] : Resetb is asserted at 0.0350 ns
# HBM[CH_G] : Resetb is asserted at 0.0350 ns
# HBM[CH_H] : Resetb is asserted at 0.0350 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHa.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHa.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHa.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHa.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHa.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHa.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHa.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHa.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHb.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHb.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHb.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHb.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHb.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHb.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHb.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHb.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHc.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHc.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHc.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHc.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHc.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHc.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHc.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHc.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHd.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHd.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHd.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHd.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHd.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHd.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHd.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHd.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHe.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHe.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHe.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHe.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHe.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHe.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHe.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHe.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHf.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHf.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHf.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHf.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHf.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHf.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHf.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHf.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHg.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHg.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHg.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHg.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHg.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHg.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHg.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHg.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHh.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHh.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHh.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHh.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHh.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHh.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHh.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHh.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHa.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHa.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHa.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHa.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHa.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHa.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHa.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHa.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHb.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHb.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHb.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHb.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHb.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHb.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHb.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHb.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHc.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHc.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHc.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHc.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHc.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHc.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHc.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHc.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHd.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHd.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHd.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHd.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHd.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHd.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHd.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHd.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHe.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHe.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHe.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHe.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHe.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHe.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHe.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHe.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHf.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHf.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHf.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHf.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHf.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHf.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHf.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHf.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHg.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHg.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHg.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHg.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHg.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHg.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHg.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHg.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHh.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHh.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHh.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHh.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHh.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHh.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHh.<protected>.<protected>.<protected> at 0.0000 ns
# Warning: Set Value for EMASA doesn't match Default value 1 in sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHh.<protected>.<protected>.<protected> at 0.0000 ns
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHa.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHa.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHb.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHb.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHc.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHc.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHd.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHd.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHe.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHe.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHf.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHf.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHg.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHg.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHh.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_RT.MC_CHh.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHa.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHa.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHb.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHb.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHc.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHc.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHd.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHd.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHe.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHe.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHf.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHf.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHg.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHg.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHh.<protected>.<protected>.<protected> RMW Assertion checking active
# sim_tb_top.UUT.HBM_adapter.ctrl_top.hbm_inst.inst.TWO_STACK.u_hbm_top.TWO_STACK_HBM.hbm_two_stack_intf.SIP_HBM_TWO_STACK_INTF_INST.HBM_DMAH_CORE.HBM_SC_LT.MC_CHh.<protected>.<protected>.<protected> RMW Assertion checking active
# HBM[CH_A] : Resetb is de-asserted at 25245.0280 ns
# HBM[CH_B] : Resetb is de-asserted at 25245.0280 ns
# HBM[CH_C] : Resetb is de-asserted at 25245.0280 ns
# HBM[CH_D] : Resetb is de-asserted at 25245.0280 ns
# HBM[CH_E] : Resetb is de-asserted at 25245.0280 ns
# HBM[CH_F] : Resetb is de-asserted at 25245.0280 ns
# HBM[CH_G] : Resetb is de-asserted at 25245.0280 ns
# HBM[CH_H] : Resetb is de-asserted at 25245.0280 ns
# HBM[CH_A] : Resetb is de-asserted at 25245.0280 ns
# HBM[CH_B] : Resetb is de-asserted at 25245.0280 ns
# HBM[CH_C] : Resetb is de-asserted at 25245.0280 ns
# HBM[CH_D] : Resetb is de-asserted at 25245.0280 ns
# HBM[CH_E] : Resetb is de-asserted at 25245.0280 ns
# HBM[CH_F] : Resetb is de-asserted at 25245.0280 ns
# HBM[CH_G] : Resetb is de-asserted at 25245.0280 ns
# HBM[CH_H] : Resetb is de-asserted at 25245.0280 ns
add wave -position insertpoint sim:/sim_tb_top/UUT/rbe/*
|
