index
:
dram-bender.git
master
Experimental FPGA-based DRAM memory controller
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
projects
/
VU095
/
VU095.srcs
/
sources_1
/
ip
/
xdma
/
ip_0
Mode
Name
Size
d---------
ip_0
96
log
stats
plain
-rw-r--r--
xdma_pcie3_ip.xci
120389
log
stats
plain
blame
-rw-r--r--
xdma_pcie3_ip.xml
985920
log
stats
plain
blame