1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
|
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov 6 21:39:14 MST 2019
// Date : Sun Oct 18 14:26:16 2020
// Host : jalapeno running 64-bit Ubuntu 18.04.5 LTS
// Command : write_verilog -force -mode synth_stub
// /home/ataberk/SoftMC_DDR4/projects/XUPVVH/XUPVVH.srcs/sources_1/ip/rdback_fifo/rdback_fifo_stub.v
// Design : rdback_fifo
// Purpose : Stub declaration of top-level module interface
// Device : xcvu37p-fsvh2892-2-e
// --------------------------------------------------------------------------------
// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "fifo_generator_v13_2_5,Vivado 2019.2" *)
module rdback_fifo(clk, srst, din, wr_en, rd_en, dout, full, empty, valid,
prog_full, prog_empty, wr_rst_busy, rd_rst_busy)
/* synthesis syn_black_box black_box_pad_pin="clk,srst,din[511:0],wr_en,rd_en,dout[255:0],full,empty,valid,prog_full,prog_empty,wr_rst_busy,rd_rst_busy" */;
input clk;
input srst;
input [511:0]din;
input wr_en;
input rd_en;
output [255:0]dout;
output full;
output empty;
output valid;
output prog_full;
output prog_empty;
output wr_rst_busy;
output rd_rst_busy;
endmodule
|
