aboutsummaryrefslogtreecommitdiffstats
path: root/projects/XUPVVH/XUPVVH.ip_user_files/sim_scripts/axis_clock_converter/activehdl/simulate.do
blob: aba7eac80058bf9f10dd91b5d020b3ca86aa1973 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
onbreak {quit -force}
onerror {quit -force}

asim -t 1ps +access +r +m+axis_clock_converter -L xpm -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_21 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -O5 xil_defaultlib.axis_clock_converter xil_defaultlib.glbl

do {wave.do}

view wave
view structure

do {axis_clock_converter.udo}

run -all

endsim

quit -force