vlog.prj « xsim « pr_read_mem « sim_scripts « XUPVVH.ip_user_files « XUPVVH « projects - dram-bender.git - Experimental FPGA-based DRAM memory controller

about summary refs log tree commit diff stats

path: root/projects/XUPVVH/XUPVVH.ip_user_files/sim_scripts/pr_read_mem/xsim/vlog.prj

blob: 924f62011a0d539fe08221bb8241d4f3e72f732d (plain) (blame)

verilog xil_defaultlib  \
"../../../../XUPVVH.srcs/sources_1/ip/pr_read_mem/sim/pr_read_mem.v" \

verilog xil_defaultlib "glbl.v"

nosort