vlog.prj « xsim « scratchpad « sim_scripts « XUPVVH.ip_user_files « XUPVVH « projects - dram-bender.git - Experimental FPGA-based DRAM memory controller

about summary refs log tree commit diff stats

path: root/projects/XUPVVH/XUPVVH.ip_user_files/sim_scripts/scratchpad/xsim/vlog.prj

blob: ffc146bb16df9d614515332ee1ae194a9c1bb91d (plain) (blame)

verilog xil_defaultlib  \
"../../../../XUPVVH.srcs/sources_1/ip/scratchpad/sim/scratchpad.v" \

verilog xil_defaultlib "glbl.v"

nosort