aboutsummaryrefslogtreecommitdiffstats
path: root/projects/XUPVVH/constraints/XUPVVH.xdc
blob: e3a490d9e8e9db60555e0c0e27c6e8972304ac3d (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
##############################################
##########      Configuration       ##########
##############################################
set_property CONFIG_VOLTAGE 1.8 [current_design]
set_property CONFIG_MODE SPIx4  [current_design]
set_property BITSTREAM.CONFIG.USR_ACCESS TIMESTAMP [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR YES [current_design] 
set_property BITSTREAM.CONFIG.CONFIGRATE 85.0 [current_design]
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [current_design]

##############################################
##########    Board Clocks/Reset    ##########
##############################################
set_property IOSTANDARD LVCMOS18 [get_ports sys_rst_l] 
set_property PACKAGE_PIN F18 [get_ports sys_rst_l]


##############################################
##########           LEDs           ##########
##############################################
set_property IOSTANDARD LVCMOS18 [get_ports icc] 
set_property PACKAGE_PIN L19 [get_ports icc]

##############################################
##########           PCIe           ##########
##############################################

set_property PACKAGE_PIN BG23 [get_ports pcie_rst]
set_property IOSTANDARD LVCMOS12 [get_ports pcie_rst]
set_property PULLUP true [get_ports pcie_rst]
set_property PACKAGE_PIN AR14 [get_ports clk_ref_n]
set_property PACKAGE_PIN AR15 [get_ports clk_ref_p]
create_clock -period 10.000 -name refclk_100 [get_ports clk_ref_p]


##############################################
##########      Memory Clocks       ##########
##############################################

create_clock -period 10.000 [get_ports c0_sys_clk_p]
set_property PACKAGE_PIN G35   [get_ports c0_sys_clk_p]
set_property PACKAGE_PIN G36  [get_ports c0_sys_clk_n]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports c0_sys_clk_p]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports c0_sys_clk_n]
set_property ODT RTT_48 [get_ports c0_sys_clk_p]

set_clock_groups -asynchronous -group [get_clocks c0_sys_clk_p -include_generated_clocks]
create_clock -period 10.000 -name refclk_100 [get_ports clk_ref_p]
set_clock_groups -asynchronous -group [get_clocks refclk_100 -include_generated_clocks]

##############################################
##########   Memory DIMM Pins       ##########
##############################################
# NOTE: May Contain extra pins depending on your exact memory configuration
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_act_n"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_act_n"]
set_property PACKAGE_PIN       J34             [get_ports "c0_ddr4_act_n"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_adr[0]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_adr[0]"]
set_property PACKAGE_PIN       D35             [get_ports "c0_ddr4_adr[0]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_adr[1]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_adr[1]"]
set_property PACKAGE_PIN       D36             [get_ports "c0_ddr4_adr[1]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_adr[2]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_adr[2]"]
set_property PACKAGE_PIN       F34             [get_ports "c0_ddr4_adr[2]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_adr[3]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_adr[3]"]
set_property PACKAGE_PIN       E34             [get_ports "c0_ddr4_adr[3]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_adr[4]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_adr[4]"]
set_property PACKAGE_PIN       E36             [get_ports "c0_ddr4_adr[4]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_adr[5]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_adr[5]"]
set_property PACKAGE_PIN       D37             [get_ports "c0_ddr4_adr[5]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_adr[6]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_adr[6]"]
set_property PACKAGE_PIN       C39             [get_ports "c0_ddr4_adr[6]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_adr[7]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_adr[7]"]
set_property PACKAGE_PIN       D34             [get_ports "c0_ddr4_adr[7]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_adr[8]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_adr[8]"]
set_property PACKAGE_PIN       C34             [get_ports "c0_ddr4_adr[8]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_adr[9]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_adr[9]"]
set_property PACKAGE_PIN       C37             [get_ports "c0_ddr4_adr[9]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_adr[10]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_adr[10]"]
set_property PACKAGE_PIN       B38             [get_ports "c0_ddr4_adr[10]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_adr[11]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_adr[11]"]
set_property PACKAGE_PIN       C35             [get_ports "c0_ddr4_adr[11]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_adr[12]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_adr[12]"]
set_property PACKAGE_PIN       B36             [get_ports "c0_ddr4_adr[12]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_adr[13]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_adr[13]"]
set_property PACKAGE_PIN       B35             [get_ports "c0_ddr4_adr[13]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_adr[14]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_adr[14]"]
set_property PACKAGE_PIN       A36             [get_ports "c0_ddr4_adr[14]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_adr[15]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_adr[15]"]
set_property PACKAGE_PIN       A34             [get_ports "c0_ddr4_adr[15]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_adr[16]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_adr[16]"]
set_property PACKAGE_PIN       A35             [get_ports "c0_ddr4_adr[16]"] 
set_property PACKAGE_PIN       C38             [get_ports "c0_ddr4_adr[17]"] 
set_property PACKAGE_PIN       B37             [get_ports "c0_ddr4_alert_n"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_ba[0]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_ba[0]"]
set_property PACKAGE_PIN       F35             [get_ports "c0_ddr4_ba[0]"]
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_ba[1]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_ba[1]"]
set_property PACKAGE_PIN       F36             [get_ports "c0_ddr4_ba[1]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_bg[0]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_bg[0]"]
set_property PACKAGE_PIN       E37             [get_ports "c0_ddr4_bg[0]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_bg[1]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_bg[1]"]
set_property PACKAGE_PIN       E38             [get_ports "c0_ddr4_bg[1]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_cke[0]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_cke[0]"]
set_property PACKAGE_PIN       H35             [get_ports "c0_ddr4_cke[0]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_cke[1]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_cke[1]"]
set_property PACKAGE_PIN       G38             [get_ports "c0_ddr4_cke[1]"] 
set_property PACKAGE_PIN       D39             [get_ports "c0_ddr4_ck_c"] 
set_property IOSTANDARD        DIFF_SSTL12_DCI [get_ports "c0_ddr4_ck_c[0]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_ck_c[0]"]
set_property PACKAGE_PIN       E39             [get_ports "c0_ddr4_ck_t"] 
set_property IOSTANDARD        DIFF_SSTL12_DCI [get_ports "c0_ddr4_ck_t[0]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_ck_t[0]"]
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_cs_n[0]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_cs_n[0]"]
set_property PACKAGE_PIN       H38             [get_ports "c0_ddr4_cs_n[0]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_cs_n[1]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_cs_n[1]"]
set_property PACKAGE_PIN       H34             [get_ports "c0_ddr4_cs_n[1]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_c[0]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_c[0]"]
set_property PACKAGE_PIN       H39             [get_ports "c0_ddr4_c[0]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_c[1]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_c[1]"]
set_property PACKAGE_PIN       H37             [get_ports "c0_ddr4_c[1]"] 
set_property PACKAGE_PIN       A38             [get_ports "c0_ddr4_c[2]"] 
set_property PACKAGE_PIN       C33             [get_ports "c0_ddr4_c[3]"] 
set_property PACKAGE_PIN       B43             [get_ports "c0_ddr4_c[4]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_c[0]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_c[0]"]
set_property PACKAGE_PIN       A31             [get_ports "c0_ddr4_dqs_c[0]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_c[1]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_c[1]"]
set_property PACKAGE_PIN       B31             [get_ports "c0_ddr4_dqs_c[1]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_c[2]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_c[2]"]
set_property PACKAGE_PIN       D31             [get_ports "c0_ddr4_dqs_c[2]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_c[3]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_c[3]"]
set_property PACKAGE_PIN       E32             [get_ports "c0_ddr4_dqs_c[3]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_c[4]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_c[4]"]
set_property PACKAGE_PIN       F28             [get_ports "c0_ddr4_dqs_c[4]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_c[5]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_c[5]"]
set_property PACKAGE_PIN       G33             [get_ports "c0_ddr4_dqs_c[5]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_c[6]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_c[6]"]
set_property PACKAGE_PIN       J32             [get_ports "c0_ddr4_dqs_c[6]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_c[7]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_c[7]"]
set_property PACKAGE_PIN       K33             [get_ports "c0_ddr4_dqs_c[7]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_c[8]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_c[8]"]
set_property PACKAGE_PIN       A41             [get_ports "c0_ddr4_dqs_c[8]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_c[9]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_c[9]"]
set_property PACKAGE_PIN       F41             [get_ports "c0_ddr4_dqs_c[9]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_c[10]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_c[10]"]
set_property PACKAGE_PIN       A46             [get_ports "c0_ddr4_dqs_c[10]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_c[11]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_c[11]"]
set_property PACKAGE_PIN       E43             [get_ports "c0_ddr4_dqs_c[11]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_c[12]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_c[12]"]
set_property PACKAGE_PIN       D46             [get_ports "c0_ddr4_dqs_c[12]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_c[13]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_c[13]"]
set_property PACKAGE_PIN       H44             [get_ports "c0_ddr4_dqs_c[13]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_c[14]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_c[14]"]
set_property PACKAGE_PIN       G40             [get_ports "c0_ddr4_dqs_c[14]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_c[15]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_c[15]"]
set_property PACKAGE_PIN       K42             [get_ports "c0_ddr4_dqs_c[15]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_c[16]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_c[16]"]
set_property PACKAGE_PIN       K38             [get_ports "c0_ddr4_dqs_c[16]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_c[17]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_c[17]"]
set_property PACKAGE_PIN       L36             [get_ports "c0_ddr4_dqs_c[17]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_t[0]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_t[0]"]
set_property PACKAGE_PIN       B30             [get_ports "c0_ddr4_dqs_t[0]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_t[1]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_t[1]"]
set_property PACKAGE_PIN       C30             [get_ports "c0_ddr4_dqs_t[1]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_t[2]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_t[2]"]
set_property PACKAGE_PIN       D30             [get_ports "c0_ddr4_dqs_t[2]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_t[3]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_t[3]"]
set_property PACKAGE_PIN       E31             [get_ports "c0_ddr4_dqs_t[3]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_t[4]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_t[4]"]
set_property PACKAGE_PIN       G28             [get_ports "c0_ddr4_dqs_t[4]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_t[5]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_t[5]"]
set_property PACKAGE_PIN       H33             [get_ports "c0_ddr4_dqs_t[5]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_t[6]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_t[6]"]
set_property PACKAGE_PIN       K32             [get_ports "c0_ddr4_dqs_t[6]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_t[7]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_t[7]"]
set_property PACKAGE_PIN       L33             [get_ports "c0_ddr4_dqs_t[7]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_t[8]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_t[8]"]
set_property PACKAGE_PIN       B40             [get_ports "c0_ddr4_dqs_t[8]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_t[9]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_t[9]"]
set_property PACKAGE_PIN       F40             [get_ports "c0_ddr4_dqs_t[9]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_t[10]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_t[10]"]
set_property PACKAGE_PIN       A45             [get_ports "c0_ddr4_dqs_t[10]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_t[11]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_t[11]"]
set_property PACKAGE_PIN       E42             [get_ports "c0_ddr4_dqs_t[11]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_t[12]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_t[12]"]
set_property PACKAGE_PIN       E46             [get_ports "c0_ddr4_dqs_t[12]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_t[13]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_t[13]"]
set_property PACKAGE_PIN       J44             [get_ports "c0_ddr4_dqs_t[13]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_t[14]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_t[14]"]
set_property PACKAGE_PIN       H40             [get_ports "c0_ddr4_dqs_t[14]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_t[15]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_t[15]"]
set_property PACKAGE_PIN       K41             [get_ports "c0_ddr4_dqs_t[15]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_t[16]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_t[16]"]
set_property PACKAGE_PIN       L38             [get_ports "c0_ddr4_dqs_t[16]"] 
set_property IOSTANDARD        DIFF_POD12_DCI  [get_ports "c0_ddr4_dqs_t[17]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dqs_t[17]"]
set_property PACKAGE_PIN       L35             [get_ports "c0_ddr4_dqs_t[17]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[0]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[0]"]
set_property PACKAGE_PIN       A28             [get_ports "c0_ddr4_dq[0]"]
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[1]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[1]"]
set_property PACKAGE_PIN       B28             [get_ports "c0_ddr4_dq[1]"]
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[2]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[2]"]
set_property PACKAGE_PIN       A30             [get_ports "c0_ddr4_dq[2]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[3]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[3]"]
set_property PACKAGE_PIN       A29             [get_ports "c0_ddr4_dq[3]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[4]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[4]"]
set_property PACKAGE_PIN       A33             [get_ports "c0_ddr4_dq[4]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[5]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[5]"]
set_property PACKAGE_PIN       B32             [get_ports "c0_ddr4_dq[5]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[6]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[6]"]
set_property PACKAGE_PIN       C29             [get_ports "c0_ddr4_dq[6]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[7]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[7]"]
set_property PACKAGE_PIN       C28             [get_ports "c0_ddr4_dq[7]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[8]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[8]"]
set_property PACKAGE_PIN       D29             [get_ports "c0_ddr4_dq[8]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[9]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[9]"]
set_property PACKAGE_PIN       E28             [get_ports "c0_ddr4_dq[9]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[10]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[10]"]
set_property PACKAGE_PIN       C32             [get_ports "c0_ddr4_dq[10]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[11]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[11]"]
set_property PACKAGE_PIN       D32             [get_ports "c0_ddr4_dq[11]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[12]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[12]"]
set_property PACKAGE_PIN       E33             [get_ports "c0_ddr4_dq[12]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[13]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[13]"]
set_property PACKAGE_PIN       F33             [get_ports "c0_ddr4_dq[13]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[14]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[14]"]
set_property PACKAGE_PIN       E29             [get_ports "c0_ddr4_dq[14]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[15]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[15]"]
set_property PACKAGE_PIN       F29             [get_ports "c0_ddr4_dq[15]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[16]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[16]"]
set_property PACKAGE_PIN       F30             [get_ports "c0_ddr4_dq[16]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[17]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[17]"]
set_property PACKAGE_PIN       G30             [get_ports "c0_ddr4_dq[17]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[18]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[18]"]
set_property PACKAGE_PIN       F31             [get_ports "c0_ddr4_dq[18]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[19]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[19]"]
set_property PACKAGE_PIN       G31             [get_ports "c0_ddr4_dq[19]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[20]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[20]"]
set_property PACKAGE_PIN       G32             [get_ports "c0_ddr4_dq[20]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[21]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[21]"]
set_property PACKAGE_PIN       H32             [get_ports "c0_ddr4_dq[21]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[22]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[22]"]
set_property PACKAGE_PIN       H30             [get_ports "c0_ddr4_dq[22]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[23]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[23]"]
set_property PACKAGE_PIN       H29             [get_ports "c0_ddr4_dq[23]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[24]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[24]"]
set_property PACKAGE_PIN       J29             [get_ports "c0_ddr4_dq[24]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[25]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[25]"]
set_property PACKAGE_PIN       K29             [get_ports "c0_ddr4_dq[25]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[26]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[26]"]
set_property PACKAGE_PIN       J31             [get_ports "c0_ddr4_dq[26]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[27]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[27]"]
set_property PACKAGE_PIN       J30             [get_ports "c0_ddr4_dq[27]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[28]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[28]"]
set_property PACKAGE_PIN       K31             [get_ports "c0_ddr4_dq[28]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[29]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[29]"]
set_property PACKAGE_PIN       L31             [get_ports "c0_ddr4_dq[29]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[30]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[30]"]
set_property PACKAGE_PIN       L30             [get_ports "c0_ddr4_dq[30]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[31]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[31]"]
set_property PACKAGE_PIN       L29             [get_ports "c0_ddr4_dq[31]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[32]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[32]"]
set_property PACKAGE_PIN       A40             [get_ports "c0_ddr4_dq[32]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[33]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[33]"]
set_property PACKAGE_PIN       A39             [get_ports "c0_ddr4_dq[33]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[34]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[34]"]
set_property PACKAGE_PIN       B42             [get_ports "c0_ddr4_dq[34]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[35]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[35]"]
set_property PACKAGE_PIN       B41             [get_ports "c0_ddr4_dq[35]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[36]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[36]"]
set_property PACKAGE_PIN       D41             [get_ports "c0_ddr4_dq[36]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[37]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[37]"]
set_property PACKAGE_PIN       E41             [get_ports "c0_ddr4_dq[37]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[38]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[38]"]
set_property PACKAGE_PIN       C40             [get_ports "c0_ddr4_dq[38]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[39]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[39]"]
set_property PACKAGE_PIN       D40             [get_ports "c0_ddr4_dq[39]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[40]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[40]"]
set_property PACKAGE_PIN       A44             [get_ports "c0_ddr4_dq[40]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[41]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[41]"]
set_property PACKAGE_PIN       A43             [get_ports "c0_ddr4_dq[41]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[42]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[42]"]
set_property PACKAGE_PIN       B45             [get_ports "c0_ddr4_dq[42]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[43]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[43]"]
set_property PACKAGE_PIN       C44             [get_ports "c0_ddr4_dq[43]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[44]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[44]"]
set_property PACKAGE_PIN       B46             [get_ports "c0_ddr4_dq[44]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[45]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[45]"]
set_property PACKAGE_PIN       C45             [get_ports "c0_ddr4_dq[45]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[46]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[46]"]
set_property PACKAGE_PIN       C43             [get_ports "c0_ddr4_dq[46]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[47]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[47]"]
set_property PACKAGE_PIN       D42             [get_ports "c0_ddr4_dq[47]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[48]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[48]"]
set_property PACKAGE_PIN       D45             [get_ports "c0_ddr4_dq[48]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[49]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[49]"]
set_property PACKAGE_PIN       D44             [get_ports "c0_ddr4_dq[49]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[50]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[50]"]
set_property PACKAGE_PIN       E44             [get_ports "c0_ddr4_dq[50]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[51]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[51]"]
set_property PACKAGE_PIN       F44             [get_ports "c0_ddr4_dq[51]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[52]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[52]"]
set_property PACKAGE_PIN       G45             [get_ports "c0_ddr4_dq[52]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[53]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[53]"]
set_property PACKAGE_PIN       H45             [get_ports "c0_ddr4_dq[53]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[54]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[54]"]
set_property PACKAGE_PIN       F46             [get_ports "c0_ddr4_dq[54]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[55]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[55]"]
set_property PACKAGE_PIN       F45             [get_ports "c0_ddr4_dq[55]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[56]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[56]"]
set_property PACKAGE_PIN       G43             [get_ports "c0_ddr4_dq[56]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[57]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[57]"]
set_property PACKAGE_PIN       H43             [get_ports "c0_ddr4_dq[57]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[58]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[58]"]
set_property PACKAGE_PIN       G42             [get_ports "c0_ddr4_dq[58]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[59]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[59]"]
set_property PACKAGE_PIN       G41             [get_ports "c0_ddr4_dq[59]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[60]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[60]"]
set_property PACKAGE_PIN       J41             [get_ports "c0_ddr4_dq[60]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[61]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[61]"]
set_property PACKAGE_PIN       J40             [get_ports "c0_ddr4_dq[61]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[62]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[62]"]
set_property PACKAGE_PIN       H42             [get_ports "c0_ddr4_dq[62]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[63]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[63]"]
set_property PACKAGE_PIN       J42             [get_ports "c0_ddr4_dq[63]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[64]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[64]"]
set_property PACKAGE_PIN       J37             [get_ports "c0_ddr4_dq[64]"]
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[65]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[65]"]
set_property PACKAGE_PIN       K37             [get_ports "c0_ddr4_dq[65]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[66]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[66]"]
set_property PACKAGE_PIN       K34             [get_ports "c0_ddr4_dq[66]"] 
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[67]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[67]"]
set_property PACKAGE_PIN       L34             [get_ports "c0_ddr4_dq[67]"]
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[68]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[68]"]
set_property PACKAGE_PIN       J36             [get_ports "c0_ddr4_dq[68]"]
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[69]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[69]"]
set_property PACKAGE_PIN       K36             [get_ports "c0_ddr4_dq[69]"]
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[70]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[70]"]
set_property PACKAGE_PIN       K39             [get_ports "c0_ddr4_dq[70]"]
set_property IOSTANDARD        POD12_DCI       [get_ports "c0_ddr4_dq[71]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_dq[71]"]
set_property PACKAGE_PIN       L39             [get_ports "c0_ddr4_dq[71]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_odt[0]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_odt[0]"]
set_property PACKAGE_PIN       F39             [get_ports "c0_ddr4_odt[0]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_odt[1]"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_odt[1]"]
set_property PACKAGE_PIN       G37             [get_ports "c0_ddr4_odt[1]"] 
set_property IOSTANDARD        SSTL12_DCI      [get_ports "c0_ddr4_parity"]
set_property OUTPUT_IMPEDANCE  RDRV_40_40      [get_ports "c0_ddr4_parity"]
set_property PACKAGE_PIN       F38             [get_ports "c0_ddr4_parity"] 
set_property IOSTANDARD        LVCMOS12        [get_ports "c0_ddr4_reset_n"]
set_property PACKAGE_PIN       J39             [get_ports "c0_ddr4_reset_n"]