index
:
dram-bender.git
master
Experimental FPGA-based DRAM memory controller
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
projects
/
XUSP3R
/
XUSP3R.srcs
/
sources_1
/
ip
/
phy_ddr4_udimm
/
ip_1
Mode
Name
Size
-rw-r--r--
phy_ddr4_udimm_phy.xci
85065
log
stats
plain
blame
-rw-r--r--
phy_ddr4_udimm_phy.xml
255339
log
stats
plain
blame
