aboutsummaryrefslogtreecommitdiffstats
path: root/projects/XUSP3R/verilog/project.vh
blob: 4df0b824ab15a718bef54d8b4e4eb738f65666f4 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
`define XUPP3R_x8_1R_UDIMM// MIG does not support DM|DBI w/ RDIMMs.
`define DQ_WIDTH   64

// DIMM related - x8 double ranks
`ifdef XUPP3R_x8
`define ODT_WIDTH  2
`define CS_WIDTH   2
`define CKE_WIDTH  2
`define CK_WIDTH   1
`elsif XUPP3R_x8_1R_UDIMM // Redundant here aswell.
`define ODT_WIDTH  1
`define CS_WIDTH   1
`define CKE_WIDTH  1
`define CK_WIDTH   1
`elsif XUPP3R_x4
// DEFAULT CONFIGS USE BELOW
`define ODT_WIDTH  1
`define CS_WIDTH   1
`define CKE_WIDTH  1
`define CK_WIDTH   1
`endif