aboutsummaryrefslogtreecommitdiffstats
path: root/sources/hdl/sim_verilog/tb_softmc_top.v
blob: 6a61f446f4468512999291b89bbdfcfffcaa417e (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 12/06/2018 05:43:09 PM
// Design Name: 
// Module Name: tb_softmc_top
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module tb_only_softmc(

  );
  
  reg clk = 0, rst = 1;
  softmc_top smct(
    .clk(clk),
    .rst(rst)
  );
  
  initial begin
    #50;
    rst = 0;
  end
  
  always begin
    #5;
    clk = ~clk;
  end
endmodule