aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorAtaberk Olgun <olgunataberk@users.noreply.github.com>2023-05-28 12:10:44 +0200
committerGitHub <noreply@github.com>2023-05-28 12:10:44 +0200
commit0ce1b0d50c53cd1e251b874135812aec3f2fb26c (patch)
tree0040bbd9cac4b9a428a2ff36f19990288a63e7da
parentcf9693829494f3abad0cd9ad8647835447de9492 (diff)
downloaddram-bender-0ce1b0d50c53cd1e251b874135812aec3f2fb26c.tar.gz
Update README.md to make it clear a programming cable is necessary
-rw-r--r--README.md1
1 files changed, 1 insertions, 0 deletions
diff --git a/README.md b/README.md
index 5526f4b..df7f649 100644
--- a/README.md
+++ b/README.md
@@ -67,6 +67,7 @@ We plan to open source the following prior research works that used DRAM Bender
- A Linux Host Machine, (We tested on Ubuntu 16.04, 18.04, 20.04)
- DRAM Bender uses an 8-lane PCIe interface to communicate with the Host Machine. So, you would also need to attach the board to the 8x/16x PCIe slot on the motherboard of the Host Machine
- One of the four FPGA boards: Bittware XUSP3S, XUPP3R, XUPVVH, Xilinx Alveo U200
+ - These boards should be connected to the host machine via a programming cable. Please refer to manufacturer data sheets for more information on how to use the programming cable.
- A proper form factor memory attached to your FPGA board
- If you want to build your own bitfile from the source:
- Xilinx Vivado 2018.2 for the XUSP3S and XUPP3R boards