diff options
| author | Ataberk <olgunataberk@gmail.com> | 2022-09-25 17:22:03 +0200 |
|---|---|---|
| committer | Ataberk <olgunataberk@gmail.com> | 2022-09-25 17:22:03 +0200 |
| commit | dc0b3db1b4f1895a07e5fe280ee3790e87f97b9f (patch) | |
| tree | b47203aa281bdd959def4451c84d310cd9cf2e12 /projects/VU095/verilog/project.vh | |
| download | dram-bender-dc0b3db1b4f1895a07e5fe280ee3790e87f97b9f.tar.gz | |
Initial commit
Diffstat (limited to 'projects/VU095/verilog/project.vh')
| -rw-r--r-- | projects/VU095/verilog/project.vh | 7 |
1 files changed, 7 insertions, 0 deletions
diff --git a/projects/VU095/verilog/project.vh b/projects/VU095/verilog/project.vh new file mode 100644 index 0000000..1bb437e --- /dev/null +++ b/projects/VU095/verilog/project.vh @@ -0,0 +1,7 @@ +// `define ENABLE_DLL_TOGGLER +`define DQ_WIDTH 64 +// DIMM related +`define ODT_WIDTH 1 +`define CS_WIDTH 1 +`define CKE_WIDTH 1 +`define CK_WIDTH 1
\ No newline at end of file |