aboutsummaryrefslogtreecommitdiffstats
path: root/projects/U200/U200.ip_user_files/sim_scripts/phy_ddr4_udimm/modelsim/simulate.do
blob: 316c99047c8cb1532670198806c7912430b12539 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
onbreak {quit -f}
onerror {quit -f}

vsim -voptargs="+acc" -L xilinx_vip -L xpm -L microblaze_v11_0_4 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L unisims_ver -L unimacro_ver -L secureip -lib xil_defaultlib xil_defaultlib.phy_ddr4_udimm xil_defaultlib.glbl

do {wave.do}

view wave
view structure
view signals

do {phy_ddr4_udimm.udo}

run -all

quit -force