blob: f60c2ad29a0b274cd9759156b9e61469e95ab477 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
// Fetch
`define INSTR_WIDTH 64
`define IMEM_ADDR_WIDTH 11
// Decode - Execute
`define DDR_UOP_WIDTH 31
`define EXE_UOP_WIDTH 62
`define BG_WIDTH 2
`define BANK_WIDTH 2
`define COL_WIDTH 10
`define ROW_WIDTH 17
`define HBM_CH_WIDTH 4
//Frontend
`define XDMA_AXI_DATA_WIDTH 256
`define IMEM_RD_LATENCY 1
//`define IMEM_SR // please only define when IMEM_RD_LATENCY > 1
//Common
`define HIGH 1'b1
`define LOW 1'b0
|
